Patents by Inventor Robert S. Ruth
Robert S. Ruth has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220415876Abstract: A chip for controlled electrostatic discharging to avoid loading on input/output pins, comprising: a die comprising: a first plurality of connector pins each conductively coupled to one or more signal paths, each of the first plurality of connector pins having a first height; and a second plurality of connector pins independent of any signal paths, each of the second plurality of connector pins having a second height greater than the first height.Type: ApplicationFiled: June 28, 2021Publication date: December 29, 2022Inventors: ROBERT S. RUTH, RAHUL AGARWAL, GLADNEY ASADA
-
Publication number: 20170063371Abstract: A substrate bias circuit and method for biasing a substrate are provided. A substrate bias circuit includes a first voltage source, a second voltage source, a diode coupled between the first voltage source and the second voltage source, and a plurality of transistors, each transistor in the plurality of transistors having a substrate terminal. In one example, the first voltage source supplies, via the diode, the substrate terminal of a first transistor of the plurality of transistors during a power-up, and the second voltage source supplies the substrate terminal of the first transistor after the power-up.Type: ApplicationFiled: August 26, 2015Publication date: March 2, 2017Inventors: CHRIS C. DAO, STEFANO PIETRI, JUXIANG REN, ROBERT S. RUTH
-
Patent number: 9584118Abstract: A substrate bias circuit and method for biasing a substrate are provided. A substrate bias circuit includes a first voltage source, a second voltage source, a diode coupled between the first voltage source and the second voltage source, and a plurality of transistors, each transistor in the plurality of transistors having a substrate terminal. In one example, the first voltage source supplies, via the diode, the substrate terminal of a first transistor of the plurality of transistors during a power-up, and the second voltage source supplies the substrate terminal of the first transistor after the power-up.Type: GrantFiled: August 26, 2015Date of Patent: February 28, 2017Assignee: NXP USA, INC.Inventors: Chris C. Dao, Stefano Pietri, Juxiang Ren, Robert S. Ruth
-
Patent number: 9553446Abstract: An integrated circuit including ESD circuitry that is shared among more than one terminal segment of the integrated circuit to discharge current from an ESD event on any of the terminal segments. The shared ESD circuitry includes a clamp circuit that is coupled to power buses of each segment to discharge current from ESD events on each segment. The shared ESD circuitry includes a trigger circuit that is coupled to nodes coupled to terminals of each segment to detect an ESD event on each segment.Type: GrantFiled: October 31, 2014Date of Patent: January 24, 2017Assignee: NXP USA, INC.Inventors: Alex P. Gerdemann, Melanie Etherton, James W. Miller, Mohamed S. Moosa, Robert S. Ruth, Michael A. Stockinger
-
Patent number: 9478529Abstract: An integrated circuit includes a plurality of I/O cells, each including a portion of the first power bus, a portion of the second power bus, and an I/O pad coupled between the portions of the first and second power buses. A first set of the plurality of I/O cells is arranged along a die edge of the integrated circuit. A second set of the plurality of I/O cells is arranged along the die edge between the first set and the die edge. For each I/O cell in the first set, the portion of the first power bus is physically connected to the portion of the first power bus of an abutting I/O cell of the second set at a boundary between the I/O cell of the first set and the abutting I/O cell of the second set. The integrated circuit includes an ESD clamp and a trigger circuit.Type: GrantFiled: May 28, 2014Date of Patent: October 25, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: James W. Miller, Melanie Etherton, Alex P. Gerdemann, Mohamed S. Moosa, Jonathan M. Phillippe, Robert S. Ruth
-
Publication number: 20160126729Abstract: An integrated circuit including ESD circuitry that is shared among more than one terminal segment of the integrated circuit to discharge current from an ESD event on any of the terminal segments. The shared ESD circuitry includes a clamp circuit that is coupled to power buses of each segment to discharge current from ESD events on each segment. The shared ESD circuitry includes a trigger circuit that is coupled to nodes coupled to terminals of each segment to detect an ESD event on each segment.Type: ApplicationFiled: October 31, 2014Publication date: May 5, 2016Inventors: ALEX P. GERDEMANN, MELANIE ETHERTON, JAMES W. MILLER, MOHAMED S. MOUSA, ROBERT S. RUTH, MICHAEL A. STOCKINGER
-
Publication number: 20150349522Abstract: An integrated circuit includes a plurality of I/O cells, each including a portion of the first power bus, a portion of the second power bus, and an I/O pad coupled between the portions of the first and second power buses. A first set of the plurality of I/O cells is arranged along a die edge of the integrated circuit. A second set of the plurality of I/O cells is arranged along the die edge between the first set and the die edge. For each I/O cell in the first set, the portion of the first power bus is physically connected to the portion of the first power bus of an abutting I/O cell of the second set at a boundary between the I/O cell of the first set and the abutting I/O cell of the second set. The integrated circuit includes an ESD clamp and a trigger circuit.Type: ApplicationFiled: May 28, 2014Publication date: December 3, 2015Inventors: James W. Miller, Melanie Etherton, Alex P. Gerdemann, Mohamed S. Moosa, Jonathan M. Phillippe, Robert S. Ruth
-
Patent number: 9076656Abstract: Boosted Electrostatic Discharge (ESD) clamp circuit with high effective holding voltage. In some embodiments, an integrated circuit may include a trigger circuit operably coupled to a first voltage bus and to a reference bus; a diode including an anode terminal operably coupled to a second voltage bus, the second voltage bus distinct from the first voltage bus; a transistor including a gate operably coupled to an output terminal of the trigger circuit, a drain operably coupled to a cathode terminal of the diode, and a source operably coupled to the reference bus; and an input/output (I/O) cell operably coupled to the first voltage bus, the second voltage bus, and the reference bus.Type: GrantFiled: May 2, 2013Date of Patent: July 7, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Melanie Etherton, Alex P. Gerdemann, James W. Miller, Mohamed S. Moosa, Robert S. Ruth, Michael A. Stockinger
-
Patent number: 9064938Abstract: An integrated circuit including an ESD network including a portion located in ESD subareas of a plurality of I/O cells where the ESD subareas are arranged in a row traversing the plurality of I/O cells. The ESD network includes ESD clamp cells and ESD trigger circuit cells wherein a portion of the network is located in the row. In some examples, the row includes an ESD trigger circuit cell with a portion in one subarea of one ESD subarea of one I/O cell and a second portion in a second ESD subarea of another I/O cell. Also described herein is a method for producing an integrated circuit layout with an ESD network.Type: GrantFiled: May 30, 2013Date of Patent: June 23, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Melanie Etherton, Alexey Gilgur, James W. Miller, Jonathan M. Phillippe, Robert S. Ruth
-
Publication number: 20140353727Abstract: An integrated circuit including an ESD network including a portion located in ESD subareas of a plurality of I/O cells where the ESD subareas are arranged in a row traversing the plurality of I/O cells. The ESD network includes ESD clamp cells and ESD trigger circuit cells wherein a portion of the network is located in the row. In some examples, the row includes an ESD trigger circuit cell with a portion in one subarea of one ESD subarea of one I/O cell and a second portion in a second ESD subarea of another I/O cell. Also described herein is a method for producing an integrated circuit layout with an ESD network.Type: ApplicationFiled: May 30, 2013Publication date: December 4, 2014Inventors: MELANIE ETHERTON, ALEXEY GILBUR, JAMES W. MILLER, JONATHAN M. PHILLIPPE, ROBERT S. RUTH
-
Publication number: 20140327079Abstract: Boosted Electrostatic Discharge (ESD) clamp circuit with high effective holding voltage. In some embodiments, an integrated circuit may include a trigger circuit operably coupled to a first voltage bus and to a reference bus; a diode including an anode terminal operably coupled to a second voltage bus, the second voltage bus distinct from the first voltage bus; a transistor including a gate operably coupled to an output terminal of the trigger circuit, a drain operably coupled to a cathode terminal of the diode, and a source operably coupled to the reference bus; and an input/output (I/O) cell operably coupled to the first voltage bus, the second voltage bus, and the reference bus.Type: ApplicationFiled: May 2, 2013Publication date: November 6, 2014Inventors: Melanie Etherton, Alex P. Gerdemann, James W. Miller, Mohamed S. Moosa, Robert S. Ruth, Michael A. Stockinger
-
Publication number: 20140264728Abstract: A semiconductor device includes CMP dummy tiles (36) that are converted to active tiles by forming well regions (42) at a top surface of the dummy tiles, forming silicide (52) on top of the well regions, and forming, a metal interconnect structure (72, 82) in contact with the silicided well tie regions for electrically connecting the dummy tiles to a predetermined supply voltage to provide latch-up protection.Type: ApplicationFiled: May 29, 2014Publication date: September 18, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Robert S. Ruth, Mark A. Kearney, Bernard J. Pappert, Juxiang Ren, Jeff L. Warner
-
Patent number: 8765607Abstract: A semiconductor device includes CMP dummy tiles (36) that are converted to active tiles by forming well regions (42) at a top surface of the dummy tiles, forming silicide (52) on top of the well regions, and forming a metal interconnect structure (72, 82) in contact with the silicided well tie regions for electrically connecting the dummy tiles to a predetermined supply voltage to provide latch-up protection.Type: GrantFiled: June 1, 2011Date of Patent: July 1, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Robert S. Ruth, Mark A. Kearney, Bernard J. Pappert, Juxiang Ren, Jeff L. Warner
-
Publication number: 20120306045Abstract: A semiconductor device includes CMP dummy tiles (36) that are converted to active tiles by forming well regions (42) at a top surface of the dummy tiles, forming silicide (52) on top of the well regions, and forming a metal interconnect structure (72, 82) in contact with the silicided well tie regions for electrically connecting the dummy tiles to a predetermined supply voltage to provide latch-up protection.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Inventors: Robert S. Ruth, Mark A. Kearney, Bernard J. Pappert, Juxiang Ren, Jeff L. Warner
-
Publication number: 20080114507Abstract: A system for managing situational events associated with a mobile platform (such as a train, ship, aircraft or automobile) is provided. The system includes an operational events module that determines if a situation regarding the mobile platform has occurred based on event input. The event input is generated by a log book, a maintenance system, a materials management system, a diagnostic system or an operations system for example. The system also includes a situational manager module that determines at least one alert based on the situation if the situation exists. The system further includes a graphical user interface module that displays the event input, the situation and the alert data to enable an operator to view the events relating to the mobile platform and determine a response to the situation if a situation exists.Type: ApplicationFiled: November 10, 2006Publication date: May 15, 2008Inventors: Robert S. Ruth, Richard T. Knudson