Patents by Inventor Rui-Paulo da Silva Martins
Rui-Paulo da Silva Martins has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150303897Abstract: An IF-noise-shaping transistorized current-mode lowpass filter is applied to quadrature in a balanced circuit. A first pair of transistors receiving current inputs from a mixer are connected so that each of the first pair of transistors has its gate cross coupled to the output of the other of the first pair of transistors. A second pair of transistors are connected in series with respected outputs of respective ones of the first pair of transistors and having gates connected to a first common voltage node, and a capacitance is used to connect the current inputs of one of the first and second pairs of transistors. An active inductive load is connected between the current inputs of one of the first and second pairs of transistors.Type: ApplicationFiled: April 17, 2014Publication date: October 22, 2015Applicant: UNIVERSITY OF MACAUInventors: Zhicheng LIN, Pui-In MAK, Rui Paulo da Silva MARTINS
-
Publication number: 20150304155Abstract: A unified balun low noise amplifier (LNA) and I/Q mixer is provided as a single-chip design, and includes a passive/active gain-boosted balun-LNA-I/Q-mixer (blixer), a filter section and a buffer amplifier. The filter section includes an IF-noise-shaping transistorized current-mode lowpass filter sharing a common power supply with the blixer, which allows the blixer and lowpass filter to draw a single bias current. The filter section also includes a complex-pole load providing image rejection and channel selection.Type: ApplicationFiled: April 16, 2014Publication date: October 22, 2015Applicant: University of MacauInventors: Zhicheng LIN, Pui-In MAK, Rui Paulo da Silva MARTINS
-
Patent number: 9093951Abstract: One embodiment of the present invention features a poly-phase local oscillator generator combining frequency dividers and direct-injection-locked phase correctors. The poly-phase local oscillator generator comprises a plurality of phase correctors configured to relax frequency and tuning range of a reference local oscillator (LO), and a plurality of frequency dividers, coupled to the phase correctors, configured to offer different frequency segments. The phase correctors are expandable, so that phase accuracy can be optimized by cascading more of themselves.Type: GrantFiled: November 6, 2013Date of Patent: July 28, 2015Assignee: UNIVERSITY OF MACAUInventors: Ka-Fai Un, Pui-In Mak, Rui Paulo da Silva Martins
-
Patent number: 9037100Abstract: A wireless transmitter for resolving gain mismatch of TV band is disclosed. In one embodiment, a wireless transmitter comprises a two-stage 14-path harmonic-rejection mixer to manage harmonic rejection ratio in lower sub-bands, and a two-stage 6-path harmonic-rejection mixer to manage harmonic rejection ratio in upper sub-bands. The gain mismatch is resolved by selecting gain ratios of the first and the second stage of the two-stage 14-path harmonic-rejection mixer and the two-stage 6-path harmonic-rejection mixer.Type: GrantFiled: November 6, 2013Date of Patent: May 19, 2015Assignee: UNIVERSITY OF MACAUInventors: Ka-Fai Un, Pui-In Mak, Rui Paulo da Silva Martins
-
Publication number: 20150123738Abstract: One embodiment of the present invention features a poly-phase local oscillator generator combining frequency dividers and direct-injection-locked phase correctors. The poly-phase local oscillator generator comprises a plurality of phase correctors configured to relax frequency and tuning range of a reference local oscillator (LO), and a plurality of frequency dividers, coupled to the phase correctors, configured to offer different frequency segments. The phase correctors are expandable, so that phase accuracy can be optimized by cascading more of themselves.Type: ApplicationFiled: November 6, 2013Publication date: May 7, 2015Applicant: University of MacauInventors: Ka-Fai UN, Pui-In MAK, Rui Paulo da Silva MARTINS
-
Publication number: 20150123736Abstract: A wideband driver amplifier with embedded passive filtering and gain peaking is described. The wideband driver amplifier comprises a voltage to current circuit, a passive band-selection filter, and a current to voltage circuit. The driver amplifier features an Embedded CLC-Ladder band-selection filter and thereby immune to process variations.Type: ApplicationFiled: November 6, 2013Publication date: May 7, 2015Applicant: University of MacauInventors: Ka-Fai UN, Pui-In MAK, Rui Paulo da Silva MARTINS
-
Publication number: 20150126140Abstract: A wireless transmitter for resolving gain mismatch of TV band is disclosed. In one embodiment, a wireless transmitter comprises a two-stage 14-path harmonic-rejection mixer to manage harmonic rejection ratio in lower sub-bands, and a two-stage 6-path harmonic-rejection mixer to manage harmonic rejection ratio in upper sub-bands. The gain mismatch is resolved by selecting gain ratios of the first and the second stage of the two-stage 14-path harmonic-rejection mixer and the two-stage 6-path harmonic-rejection mixer.Type: ApplicationFiled: November 6, 2013Publication date: May 7, 2015Applicant: University of MacauInventors: Ka-Fai UN, Pui-In MAK, Rui Paulo da Silva MARTINS
-
Patent number: 8963639Abstract: A three stage amplifier is provided and the three stage amplifier comprises a first gain stage, a second gain stage and a third gain stage wherein said first stage receives an amplifier input signal and said third gain stage outputs an amplifier output signal. The amplifier includes a feedback loop having a current buffer and a compensation capacitance provided from the output of said third gain stage to the output of the first gain stage. In addition, an active left half plane zero stage is embedded in said feedback loop for cancelling a parasitic pole of said feedback loop.Type: GrantFiled: February 19, 2013Date of Patent: February 24, 2015Assignee: University of MacauInventors: Zushu Yan, Pui-In Mak, Man-Kay Law, Rui Paulo da Silva Martins
-
Patent number: 8947283Abstract: A sampling front-end for analog to digital converter is presented that shares a high speed N-bit ADC at front-end and interleaves the pipelined residue amplification with shared amplifier, which achieves high speed, low power and compact area with high density capacitive DAC structure.Type: GrantFiled: June 12, 2013Date of Patent: February 3, 2015Assignee: University of MacauInventors: Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, Rui Paulo da Silva Martins
-
Publication number: 20140368363Abstract: A sampling front-end for analog to digital converter is presented that shares a high speed N-bit ADC at front-end and interleaves the pipelined residue amplification with shared amplifier, which achieves high speed, low power and compact area with high density capacitive DAC structure.Type: ApplicationFiled: June 12, 2013Publication date: December 18, 2014Inventors: Yan ZHU, Chi-Hang CHAN, Sai-Weng SIN, Seng-Pan U, Rui Paulo da Silva MARTINS
-
Patent number: 8829942Abstract: A comparator is provided and the comparator includes a comparing input unit and a latching unit. Wherein, the comparing input unit has a first input receiving a first comparing signal and has a second input receiving a second comparing signal. The comparing input unit drives a first intermediate node signal at a first intermediate node depending on the first comparing signal according to a first strobe signal, and the comparing input unit drives a second intermediate node signal at a second intermediate node depending on the second comparing signal according to the first strobe signal. The latching unit determines a comparing result according to at least one of the first intermediate node signal and the second intermediate node signal. In addition, the latching unit latches the comparing result according to a second strobe signal.Type: GrantFiled: November 13, 2012Date of Patent: September 9, 2014Assignee: University of MacauInventors: Chi-Hang Chan, Yan Zhu, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo da Silva Martins
-
Publication number: 20140232465Abstract: A three stage amplifier is provided and the three stage amplifier comprises a first gain stage, a second gain stage and a third gain stage wherein said first stage receives an amplifier input signal and said third gain stage outputs an amplifier output signal. The amplifier includes a feedback loop having a current buffer and a compensation capacitance provided from the output of said third gain stage to the output of the first gain stage. In addition, an active left half plane zero stage is embedded in said feedback loop for cancelling a parasitic pole of said feedback loop.Type: ApplicationFiled: February 19, 2013Publication date: August 21, 2014Applicant: UNIVERSITY OF MACAUInventors: Zushu YAN, Pui-In MAK, Man-Kay LAW, Rui Paulo da Silva MARTINS
-
Publication number: 20140132307Abstract: A comparator is provided and the comparator includes a comparing input unit and a latching unit. Wherein, the comparing input unit has a first input receiving a first comparing signal and has a second input receiving a second comparing signal. The comparing input unit drives a first intermediate node signal at a first intermediate node depending on the first comparing signal according to a first strobe signal, and the comparing input unit drives a second intermediate node signal at a second intermediate node depending on the second comparing signal according to the first strobe signal. The latching unit determines a comparing result according to at least one of the first intermediate node signal and the second intermediate node signal. In addition, the latching unit latches the comparing result according to a second strobe signal.Type: ApplicationFiled: November 13, 2012Publication date: May 15, 2014Applicant: UNIVERSITY OF MACAUInventors: Chi-Hang CHAN, Yan ZHU, U-Fat CHIO, Sai-Weng SIN, Seng-Pan U, Rui Paulo da SILVA MARTINS
-
Patent number: 8659461Abstract: The present invention provides a pipelined-successive approximation register (SAR) analog-to-digital converter (ADC) circuit with decoupled flip-around MDAC, capacitive attenuation solution and self-embedded offset cancellation. The flip-around MDAC architecture is built for low inter-stage gain implementation. A capacitive attenuation solution is provided for minimizing the power dissipation and optimizing conversion speed. The design reuses SAR ADC to perform offset cancellation, which significantly saves calibration area, power and time.Type: GrantFiled: November 13, 2012Date of Patent: February 25, 2014Assignee: University of MacauInventors: Yan Zhu, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, Rui Paulo da Silva Martins, Franco Maloberti
-
Patent number: 8466823Abstract: A novel analog-to-digital converter (ADC) system using a two-step conversion is disclosed. The ADC system is capable of achieving high sampling rate, low power consumption and low complexity. The new proposed ADC is formed by cascading a flash ADC having high sampling rate and low resolution with a successive approximation (SA) ADC having low power consumption and low sampling rate.Type: GrantFiled: August 5, 2011Date of Patent: June 18, 2013Assignee: University of MacauInventors: U-Fat Chio, He-Gong Wei, Yan Zhu, Sai-Weng Sin, Seng-Pan U, Rui Paulo da Silva Martins, Franco Maloberti
-
Patent number: 8441295Abstract: A delay generator comprises: a current source for supplying a current; a first delay portion, connected to the current source, comprising at least a plurality of inverters and a first capacitor having a first capacitance; and a second delay portion, connected to the current source, comprising at least a plurality of inverters and a second capacitor having a second capacitance, wherein the first capacitance is the same as the second capacitance, wherein the first delay portion generates a first delay by discharging of the first capacitor, wherein the second delay portion generates a second delay by charging of the second capacitor, and wherein the total delay generated by the delay generator is obtained by summation of the first delay and the second delay.Type: GrantFiled: November 4, 2011Date of Patent: May 14, 2013Assignee: University of MacauInventors: He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo da Silva Martins
-
Patent number: 8427355Abstract: An analog-to-digital converter (ADC) circuit comprising two time-interleaved successive approximation register (SAR) ADCs. Each of the two time-interleaved SAR ADCs comprises a first stage SAR sub-ADC, a residue amplifier, a second stage SAR sub-ADC and a digital error correction logic. The residue amplifier is shared between the time-interleaved paths, has a reduced gain and operates in sub-threshold to achieve power effective design.Type: GrantFiled: September 14, 2011Date of Patent: April 23, 2013Assignee: University of MacauInventors: Sai-Weng Sin, Li Ding, Yan Zhu, He-Gong Wei, Chi-Hang Chan, U-Fat Chio, Seng-Pan U, Rui Paulo da Silva Martins, Franco Maloberti
-
Patent number: 8344931Abstract: The present invention provides an n-bits successive approximation register (SAR) analog-to-digital converting (ADC) circuit, comprising: an n-bits SAR control logic, a p-type capacitor network including a DACp array and a sampling capacitor CSp, an n-type capacitor network including a DACn array and a sampling capacitor CSn; and a comparator for comparing outputs from the p-type capacitor network and the n-type capacitor network, wherein a power supply and ground are directly connected to the p-type capacitor network and the n-type capacitor network without using reference voltages produced by a reference voltage generator. The n-bits SAR control logic comprises n shift registers, n bit registers, and a switching logic. The comparator comprises a first pre-amplifier, a second pre-amplifier and a dynamic latch. Alternative, the comparator comprises a four-input pre-amplifier and a dynamic latch.Type: GrantFiled: June 1, 2011Date of Patent: January 1, 2013Assignee: University of MacauInventors: Yan Zhu, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo Da Silva Martins, Franco Maloberti
-
Publication number: 20120306679Abstract: The present invention provides an n-bits successive approximation register (SAR) analog-to-digital converting (ADC) circuit, comprising: an n-bits SAR control logic, a p-type capacitor network including a DACp array and a sampling capacitor CSp, an n-type capacitor network including a DACn array and a sampling capacitor CSn; and a comparator for comparing outputs from the p-type capacitor network and the n-type capacitor network, wherein a power supply and ground are directly connected to the p-type capacitor network and the n-type capacitor network without using reference voltages produced by a reference voltage generator. The n-bits SAR control logic comprises n shift registers, n bit registers, and a switching logic. The comparator comprises a first pre-amplifier, a second pre-amplifier and a dynamic latch. Alternative, the comparator comprises a four-input pre-amplifier and a dynamic latch.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Applicant: University of MacauInventors: Yan ZHU, Chi-Hang CHAN, U-Fat CHIO, Sai-Weng SIN, Seng-Pan U, Rui Paulo Da Silva MARTINS, Franco MALOBERTI
-
Publication number: 20120286840Abstract: A delay generator comprises: a current source for supplying a current; a first delay portion, connected to the current source, comprising at least a plurality of inverters and a first capacitor having a first capacitance; and a second delay portion, connected to the current source, comprising at least a plurality of inverters and a second capacitor having a second capacitance, wherein the first capacitance is the same as the second capacitance, wherein the first delay portion generates a first delay by discharging of the first capacitor, wherein the second delay portion generates a second delay by charging of the second capacitor, and wherein the total delay generated by the delay generator is obtained by summation of the first delay and the second delay.Type: ApplicationFiled: November 4, 2011Publication date: November 15, 2012Applicant: University of MacauInventors: He-Gong Wei, U-Fat Chio, Sai-Weng Sin, Seng-Pan U, Rui Paulo da Silva Martins