Patents by Inventor Ryota Imahayashi
Ryota Imahayashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10749033Abstract: Disclosed is a semiconductor device including: an insulating layer; a source electrode and a drain electrode embedded in the insulating layer; an oxide semiconductor layer in contact and over the insulating layer, the source electrode, and the drain electrode; a gate insulating layer over and covering the oxide semiconductor layer; and a gate electrode over the gate insulating layer, where the upper surfaces of the insulating layer, the source electrode, and the drain electrode exist coplanarly. The upper surface of the insulating layer, which is in contact with the oxide semiconductor layer, has a root-mean-square (RMS) roughness of 1 nm or less, and the difference in height between the upper surface of the insulating layer and the upper surface of the source electrode or the drain electrode is less than 5 nm. This structure contributes to the suppression of defects of the semiconductor device and enables their miniaturization.Type: GrantFiled: February 4, 2014Date of Patent: August 18, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromichi Godo, Ryota Imahayashi, Kiyoshi Kato
-
Patent number: 9917109Abstract: A semiconductor device includes a wiring embedded in an insulating layer, an oxide semiconductor layer over the insulating layer, a source electrode and a drain electrode electrically connected to the oxide semiconductor layer, a gate electrode provided to overlap with the oxide semiconductor layer, and a gate insulating layer provided between the oxide semiconductor layer and the gate electrode. The insulating layer is formed so that part of a top surface of the wiring is exposed. The part of the top surface of the wiring is positioned higher than part of a surface of the insulating layer. The wiring in a region exposed from the insulating layer is electrically connected to the source electrode or the drain electrode. The root-mean-square roughness of a region which is part of the surface of the insulating layer and in contact with the oxide semiconductor layer is 1 nm or less.Type: GrantFiled: March 3, 2011Date of Patent: March 13, 2018Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Teruyuki Fujii, Ryota Imahayashi
-
Patent number: 8785259Abstract: It is an object to form a high quality gate insulating film which is dense and has a strong insulation resistance property, and to propose a high reliable organic transistor in which a tunnel leakage current is little. One mode of the organic transistor of the present invention has a step of forming the gate insulating film by forming the conductive layer which becomes the gate electrode activating oxygen (or gas including oxygen) or nitrogen (or gas including nitrogen) or the like using dense plasma in which density of electron is 1011 cm?3 or more, and electron temperature is a range of 0.2 eV to 2.0 eV with plasma activation, and reacting directly with a portion of the conductive layer which becomes the gate electrode to be insulated.Type: GrantFiled: December 20, 2012Date of Patent: July 22, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryota Imahayashi, Shinobu Furukawa, Atsuo Isobe, Yasuyuki Arai, Shunpei Yamazaki
-
Publication number: 20140151692Abstract: Disclosed is a semiconductor device including: an insulating layer; a source electrode and a drain electrode embedded in the insulating layer; an oxide semiconductor layer in contact and over the insulating layer, the source electrode, and the drain electrode; a gate insulating layer over and covering the oxide semiconductor layer; and a gate electrode over the gate insulating layer, where the upper surfaces of the insulating layer, the source electrode, and the drain electrode exist coplanarly. The upper surface of the insulating layer, which is in contact with the oxide semiconductor layer, has a root-mean-square (RMS) roughness of 1 nm or less, and the difference in height between the upper surface of the insulating layer and the upper surface of the source electrode or the drain electrode is less than 5 nm. This structure contributes to the suppression of defects of the semiconductor device and enables their miniaturization.Type: ApplicationFiled: February 4, 2014Publication date: June 5, 2014Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromichi GODO, Ryota IMAHAYASHI, Kiyoshi KATO
-
Patent number: 8680679Abstract: Disclosed is a semiconductor device including: an insulating layer; a source electrode and a drain electrode embedded in the insulating layer; an oxide semiconductor layer in contact and over the insulating layer, the source electrode, and the drain electrode; a gate insulating layer over and covering the oxide semiconductor layer; and a gate electrode over the gate insulating layer, where the upper surfaces of the insulating layer, the source electrode, and the drain electrode exist coplanarly. The upper surface of the insulating layer, which is in contact with the oxide semiconductor layer, has a root-mean-square (RMS) roughness of 1 nm or less, and the difference in height between the upper surface of the insulating layer and the upper surface of the source electrode or the drain electrode is less than 5 nm. This structure contributes to the suppression of defects of the semiconductor device and enables their miniaturization.Type: GrantFiled: March 1, 2011Date of Patent: March 25, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromichi Godo, Ryota Imahayashi, Kiyoshi Kato
-
Patent number: 8653520Abstract: An object is to provide a semiconductor device having a novel structure in which a transistor including an oxide semiconductor and a transistor including a semiconductor material other than an oxide semiconductor are stacked. The semiconductor device includes a first transistor, an insulating layer over the first transistor, and a second transistor over the insulating layer. In the semiconductor device, the first transistor includes a first channel formation region, the second transistor includes a second channel formation region, the first channel formation region includes a semiconductor material different from a semiconductor material of the second channel formation region, and the insulating layer includes a surface whose root-mean-square surface roughness is less than or equal to 1 nm.Type: GrantFiled: February 4, 2011Date of Patent: February 18, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Teruyuki Fujii, Ryota Imahayashi, Shinya Sasagawa, Motomu Kurata, Fumika Taguchi
-
Patent number: 8592821Abstract: It is an object of the present invention to provide an organic transistor having a low drive voltage. It is also another object of the present invention to provide an organic transistor, in which light emission can be obtained, which can be manufactured simply and easily. According to an organic light-emitting transistor, a composite layer containing an organic compound having a hole-transporting property and a metal oxide is used as part of the electrode that injects holes among source and drain electrodes, and a composite layer containing an organic compound having an electron-transporting property and an alkaline metal or an alkaline earth metal is used as part of the electrode that injects electrons, where either composite layer has a structure of being in contact with an organic semiconductor layer.Type: GrantFiled: April 16, 2012Date of Patent: November 26, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinobu Furukawa, Ryota Imahayashi
-
Patent number: 8501530Abstract: It is an object of the present invention to form an organic transistor including an organic semiconductor having high crystallinity without loosing an interface between an organic semiconductor of a channel where carriers are spread out and a gate insulating layer and deteriorating a yield. A semiconductor device according to the present invention has a stacked structure of organic semiconductor layers, and at least the upper organic semiconductor layer is in a polycrystalline or a single crystalline state and the lower organic semiconductor layer is made of a material serving as a channel. Carrier mobility can be increased owing to the upper organic semiconductor layer having high crystallinity; thus, insufficient contact due to the upper organic semiconductor layer can be compensated by the lower organic semiconductor layer.Type: GrantFiled: January 20, 2011Date of Patent: August 6, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinobu Furukawa, Ryota Imahayashi
-
Patent number: 8368065Abstract: There have been problems in that a dedicated apparatus is needed for a conventional method of manufacturing an organic thin film transistor and in that: a little amount of an organic semiconductor film is formed with respect to a usage amount of a material; and most of the used material is discarded. Further, apparatus maintenance such as cleaning of the inside of an apparatus cup or chamber has needed to be frequently carried out in order to remove the contamination resulting from the material that is wastefully discarded. Therefore, a great cost for materials and man-hours for maintenance of apparatus have been required. In the present invention, a uniform organic semiconductor film is formed by forming an aperture between a first substrate for forming the organic semiconductor film and a second substrate used for injection with an insulating film formed at a specific spot and by injecting an organic semiconductor film material into the aperture due to capillarity to the aperture.Type: GrantFiled: June 15, 2011Date of Patent: February 5, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshiharu Hirakata, Tetsuji Ishitani, Shuji Fukai, Ryota Imahayashi
-
Patent number: 8361873Abstract: It is an object of the present invention is to provide a method of manufacturing an SOI substrate provided with a single-crystal semiconductor layer which can be practically used even when a substrate having a low heat-resistant temperature, such as a glass substrate or the like, is used, and further, to manufacture a semiconductor device with high reliability by using such an SOI substrate. A semiconductor layer which is separated from a semiconductor substrate and bonded to a supporting substrate having an insulating surface is irradiated with electromagnetic waves, and the surface of the semiconductor layer is subjected to polishing treatment. At least part of a region of the semiconductor layer is melted by irradiation with electromagnetic waves, and a crystal defect in the semiconductor layer can be reduced. Further, the surface of the semiconductor layer can be polished and planarized by polishing treatment.Type: GrantFiled: April 19, 2010Date of Patent: January 29, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideto Ohnuma, Ryota Imahayashi, Yoichi Iikubo, Kenichiro Makino, Sho Nagamatsu
-
Patent number: 8362474Abstract: It is an object to provide an organic field effect transistor including an electrode which can reduce an energy barrier at an interface between a conductive layer and a semiconductor layer, and a semiconductor device including the organic field effect transistor. A composite layer containing an organic compound and an inorganic compound is provided in at least part of one of a source electrode and a drain electrode in an organic field effect transistor, and as the organic compound, a carbazole derivative represented by the general formula (1) is used. By providing the composite layer in at least part of one of the source electrode and the drain electrode, an energy barrier at an interface between a conductive layer and a semiconductor layer can be reduced.Type: GrantFiled: October 25, 2011Date of Patent: January 29, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinobu Furukawa, Ryota Imahayashi, Kaoru Kato
-
Patent number: 8343816Abstract: It is an object to form a high quality gate insulating film which is dense and has a strong insulation resistance property, and to propose a high reliable organic transistor in which a tunnel leakage current is little. One mode of the organic transistor of the present invention has a step of forming the gate insulating film by forming the conductive layer which becomes the gate electrode activating oxygen (or gas including oxygen) or nitrogen (or gas including nitrogen) or the like using dense plasma in which density of electron is 1011 cm?3 or more, and electron temperature is a range of 0.2 eV to 2.0 eV with plasma activation, and reacting directly with a portion of the conductive layer which becomes the gate electrode to be insulated.Type: GrantFiled: August 5, 2010Date of Patent: January 1, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryota Imahayashi, Shinobu Furukawa, Atsuo Isobe, Yasuyuki Arai, Shunpei Yamazaki
-
Patent number: 8318588Abstract: It is an object of the invention is to provide a method suitable for reprocessing a semiconductor substrate having favorable planarity. Another object of the invention is to manufacture a reprocessed semiconductor substrate by using the method suitable for reprocessing a semiconductor substrate having favorable planarity, and to manufacture an SOI substrate by using the reprocessed semiconductor substrate. A projecting portion of a semiconductor substrate is removed using a method capable of selectively removing a semiconductor region which is damaged by ion irradiation or the like. Further, an oxide film is formed on a surface of the semiconductor substrate when the semiconductor substrate is planarized by a polishing treatment typified by a CMP method, whereby the semiconductor substrate is evenly polished at a uniform rate. Moreover, a reprocessed semiconductor substrate is manufactured using the aforementioned method, and an SOI substrate is manufactured using the reprocessed semiconductor substrate.Type: GrantFiled: August 19, 2010Date of Patent: November 27, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryota Imahayashi, Hideto Ohnuma
-
Publication number: 20120199839Abstract: It is an object of the present invention to provide an organic transistor having a low drive voltage. It is also another object of the present invention to provide an organic transistor, in which light emission can be obtained, which can be manufactured simply and easily. According to an organic light-emitting transistor, a composite layer containing an organic compound having a hole-transporting property and a metal oxide is used as part of the electrode that injects holes among source and drain electrodes, and a composite layer containing an organic compound having an electron-transporting property and an alkaline metal or an alkaline earth metal is used as part of the electrode that injects electrons, where either composite layer has a structure of being in contact with an organic semiconductor layer.Type: ApplicationFiled: April 16, 2012Publication date: August 9, 2012Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinobu FURUKAWA, Ryota IMAHAYASHI
-
Patent number: 8202760Abstract: In manufacturing a device using an organic TFT, it is essential to develop an element in which a channel length is short or a channel width is narrow to downsize a device. Based on the above, it is an object of the present invention to provide an organic TFT in which characteristic is improved. In view of the foregoing problem, one feature of the present invention is that an element is baked after an organic semiconductor film is deposited. More specifically, one feature of the present invention is that the organic semiconductor film is heated under atmospheric pressure or under reduced pressure. Moreover, a baking process may be carried out in an inert gas atmosphere.Type: GrantFiled: June 6, 2011Date of Patent: June 19, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshiharu Hirakata, Tetsuji Ishitani, Shuji Fukai, Ryota Imahayashi
-
Patent number: 8187953Abstract: An object of the present invention is to improve use efficiency of a semiconductor substrate without lowering efficiency of a fabrication process. Another object of the present invention is to achieve cost reduction by effective use of a semiconductor substrate whose thickness is reduced due to repeated use in a process of manufacturing an SOI substrate. In a process of manufacturing an SOI substrate, a semiconductor substrate is used as a bond substrate a predetermined number of times, or as long as it meets predetermined conditions. In a case where a first single crystal semiconductor substrate cannot be used as a bond substrate, it is bonded to a second single crystal semiconductor substrate. Then, a stacked-layer substrate formed from the first single crystal semiconductor substrate and the second single crystal semiconductor substrate bonded to each other is used as a bond substrate in a process of manufacturing an SOI substrate.Type: GrantFiled: August 31, 2009Date of Patent: May 29, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yuta Endo, Ryota Imahayashi, Ryosuke Murata
-
Patent number: 8164098Abstract: It is an object of the present invention to provide an organic transistor having a low drive voltage. It is also another object of the present invention to provide an organic transistor, in which light emission can be obtained, which can be manufactured simply and easily. According to an organic light-emitting transistor, a composite layer containing an organic compound having a hole-transporting property and a metal oxide is used as part of the electrode that injects holes among source and drain electrodes, and a composite layer containing an organic compound having an electron-transporting property and an alkaline metal or an alkaline earth metal is used as part of the electrode that injects electrons, where either composite layer has a structure of being in contact with an organic semiconductor layer.Type: GrantFiled: July 7, 2009Date of Patent: April 24, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinobu Furukawa, Ryota Imahayashi
-
Publication number: 20120074407Abstract: An object is to provide a semiconductor device having a novel structure in which a transistor including an oxide semiconductor and a transistor including a semiconductor material other than an oxide semiconductor are stacked. The semiconductor device includes a first transistor, an insulating layer over the first transistor, and a second transistor over the insulating layer. In the semiconductor device, the first transistor includes a first channel formation region, the second transistor includes a second channel formation region, the first channel formation region includes a semiconductor material different from a semiconductor material of the second channel formation region, and the insulating layer includes a surface whose root-mean-square surface roughness is less than or equal to 1 nm.Type: ApplicationFiled: February 4, 2011Publication date: March 29, 2012Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei YAMAZAKI, Teruyuki FUJII, Ryota IMAHAYASHI, Shinya SASAGAWA, Motomu KURATA, Fumika TAGUCHI
-
Publication number: 20120032160Abstract: It is an object to provide an organic field effect transistor including an electrode which can reduce an energy barrier at an interface between a conductive layer and a semiconductor layer, and a semiconductor device including the organic field effect transistor. A composite layer containing an organic compound and an inorganic compound is provided in at least part of one of a source electrode and a drain electrode in an organic field effect transistor, and as the organic compound, a carbazole derivative represented by the general formula (1) is used. By providing the composite layer in at least part of one of the source electrode and the drain electrode, an energy barrier at an interface between a conductive layer and a semiconductor layer can be reduced.Type: ApplicationFiled: October 25, 2011Publication date: February 9, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shinobu FURUKAWA, Ryota IMAHAYASHI, Kaoru KATO
-
Patent number: 8049208Abstract: It is an object of the present invention, in a case of using a conductive material as part of an electrode for an organic transistor, to provide an organic transistor having a structure whose characteristics are not controlled by the work function of the conductive material. Moreover, it is other objects of the present invention to provide an organic transistor having favorable carrier mobility and to provide an organic transistor which is excellent in durability. A composite layer containing an organic compound and an inorganic material is used for an electrode for an organic field effect transistor, that is, at least part of one of a source electrode and a drain electrode in the organic field effect transistor.Type: GrantFiled: April 19, 2006Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryota Imahayashi, Shinobu Furukawa, Shunpei Yamazaki