Patents by Inventor Salvatore Pisasale
Salvatore Pisasale has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11644504Abstract: In accordance with an embodiment, a system includes an oscillator equipped circuit having an oscillator control circuit configured to be coupled to an external oscillator and a processing unit comprising a clock controller. The clock controller includes an interface circuit configured to exchange handshake signals with the oscillator control circuit, a security circuit configured to receive the external oscillator clock signal and configured to select the external oscillator clock signal as the system clock, and a detection block configured to detect a failure in the external oscillator clock signal. Upon detection of the failure, a different clock signal is selected as the system clock and the interface circuit to interrupts a propagation of the external oscillator.Type: GrantFiled: February 14, 2020Date of Patent: May 9, 2023Assignee: STMicroelectronics S.r.l.Inventors: Mirko Dondini, Daniele Mangano, Salvatore Pisasale
-
Publication number: 20220405232Abstract: In an embodiment a system on chip includes at least one master device, at least one slave device, a connection interface configured to route signals between the at least one master device and the at least one slave device, the connection interface configured to operate according to configuration parameters, and a configuration bus connected to the connection interface, wherein the configuration bus is configured to deliver new configuration parameters to the connection interface so as to adapt operation of the connection interface.Type: ApplicationFiled: June 8, 2022Publication date: December 22, 2022Inventors: Antonino Mondello, Salvatore Pisasale
-
Publication number: 20200278393Abstract: In accordance with an embodiment, a system includes an oscillator equipped circuit having an oscillator control circuit configured to be coupled to an external oscillator and a processing unit comprising a clock controller. The clock controller includes an interface circuit configured to exchange handshake signals with the oscillator control circuit, a security circuit configured to receive the external oscillator clock signal and configured to select the external oscillator clock signal as the system clock, and a detection block configured to detect a failure in the external oscillator clock signal. Upon detection of the failure, a different clock signal is selected as the system clock and the interface circuit to interrupts a propagation of the external oscillator.Type: ApplicationFiled: February 14, 2020Publication date: September 3, 2020Inventors: Mirko Dondini, Daniele Mangano, Salvatore Pisasale
-
Patent number: 10579561Abstract: A communication interface couples a transmission circuit with an interconnection network. The transmission circuit requests transmission of a predetermined amount of data. The communication interface receives data segments from the transmission circuit, stores the data segments in a memory, and verifies whether the memory contains the predetermined amount of data. When the memory contains the predetermined amount of data, the communication interface starts transmission of the data stored in the memory. Alternatively, when the memory contains an amount of data less than the predetermined amount of data, the communication interface determines a parameter that identifies the time that has elapsed since the transmission request or the first datum was received from the aforesaid transmission circuit, and verifies whether the time elapsed exceeds a time threshold. In the case where the time elapsed exceeds the time threshold, the communication interface starts transmission of the data stored in the memory.Type: GrantFiled: March 29, 2018Date of Patent: March 3, 2020Assignee: STMICROELECTRONICS S.R.L.Inventors: Daniele Mangano, Mirko Dondini, Salvatore Pisasale
-
Publication number: 20180217952Abstract: A communication interface couples a transmission circuit with an interconnection network. The transmission circuit requests transmission of a predetermined amount of data. The communication interface receives data segments from the transmission circuit, stores the data segments in a memory, and verifies whether the memory contains the predetermined amount of data. When the memory contains the predetermined amount of data, the communication interface starts transmission of the data stored in the memory. Alternatively, when the memory contains an amount of data less than the predetermined amount of data, the communication interface determines a parameter that identifies the time that has elapsed since the transmission request or the first datum was received from the aforesaid transmission circuit, and verifies whether the time elapsed exceeds a time threshold. In the case where the time elapsed exceeds the time threshold, the communication interface starts transmission of the data stored in the memory.Type: ApplicationFiled: March 29, 2018Publication date: August 2, 2018Inventors: Daniele MANGANO, Mirko DONDINI, Salvatore PISASALE
-
Patent number: 9959226Abstract: A communication interface couples a transmission circuit with an interconnection network. The transmission circuit requests transmission of a predetermined amount of data. The communication interface receives data segments from the transmission circuit, stores the data segments in a memory, and verifies whether the memory contains the predetermined amount of data. In the case where the memory contains the predetermined amount of data, the communication interface starts transmission of the data stored in the memory. Alternatively, in the case where the memory contains an amount of data less than the predetermined amount of data, the communication interface determines a parameter that identifies the time that has elapsed since the transmission request or the first datum was received from the aforesaid transmission circuit, and verifies whether the time elapsed exceeds a time threshold.Type: GrantFiled: August 31, 2015Date of Patent: May 1, 2018Assignee: STMICROELECTRONICS S.R.L.Inventors: Daniele Mangano, Mirko Dondini, Salvatore Pisasale
-
Patent number: 9692672Abstract: A communication system for interfacing a transmitting circuit with a receiving circuit includes a transmission interface for receiving data from the transmitting circuit and transmitting the data received over at least one data line in response to a transmission clock signal. The communication system also includes a reception interface configured for receiving the data in response to a reception clock signal and transmitting the data received to the receiving circuit. In particular, the system is configured for generating a plurality of clock signals that have the same frequency but are phase-shifted with respect to one another. In addition, during a calibration phase, the system is configured for selecting one of the clock signals for the transmission clock signal or reception clock signal via selecting at least one of the clock signals for transmission of test signals via the transmission interface and verifying whether the test signals received via the reception interface are correct.Type: GrantFiled: January 23, 2015Date of Patent: June 27, 2017Assignee: STMICROELECTRONICS S.R.L.Inventors: Daniele Mangano, Salvatore Pisasale
-
Publication number: 20150370734Abstract: A communication interface couples a transmission circuit with an interconnection network. The transmission circuit requests transmission of a predetermined amount of data. The communication interface receives data segments from the transmission circuit, stores the data segments in a memory, and verifies whether the memory contains the predetermined amount of data. In the case where the memory contains the predetermined amount of data, the communication interface starts transmission of the data stored in the memory. Alternatively, in the case where the memory contains an amount of data less than the predetermined amount of data, the communication interface determines a parameter that identifies the time that has elapsed since the transmission request or the first datum was received from the aforesaid transmission circuit, and verifies whether the time elapsed exceeds a time threshold.Type: ApplicationFiled: August 31, 2015Publication date: December 24, 2015Inventors: Daniele Mangano, Mirko Dondini, Salvatore Pisasale
-
Patent number: 9191033Abstract: A completion-detector circuit for detecting completion of the transfer of asynchronous data on a communication channel with signal lines organized according to a delay-insensitive encoding (e.g., dual-rail, m-of-n, Berger encoding) comprises: logic circuitry for detecting the data on the aforesaid signal lines configured for: i) producing a first signal indicating the fact that the asynchronous data on the signal lines are stable; ii) producing a second signal indicating the fact that the signal lines are de-asserted; and an asynchronous finite-state machine supplied with the first signal and the second signal for producing a signal of detection of completion of transfer of the asynchronous data, the detection signal having: a first value, when the first signal is asserted; and a second value, when the second signal is asserted; and being on hold when neither one nor the other of said first signal and said second signal is asserted.Type: GrantFiled: April 1, 2013Date of Patent: November 17, 2015Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Salvatore Pisasale, Carmelo Pistritto
-
Publication number: 20150207581Abstract: A communication system for interfacing a transmitting circuit with a receiving circuit includes a transmission interface for receiving data from the transmitting circuit and transmitting the data received over at least one data line in response to a transmission clock signal. The communication system also includes a reception interface configured for receiving the data in response to a reception clock signal and transmitting the data received to the receiving circuit. In particular, the system is configured for generating a plurality of clock signals that have the same frequency but are phase-shifted with respect to one another. In addition, during a calibration phase, the system is configured for selecting one of the clock signals for the transmission clock signal or reception clock signal via selecting at least one of the clock signals for transmission of test signals via the transmission interface and verifying whether the test signals received via the reception interface are correct.Type: ApplicationFiled: January 23, 2015Publication date: July 23, 2015Inventors: Daniele Mangano, Salvatore Pisasale
-
Patent number: 9026761Abstract: An interface system for interfacing an asynchronous circuit with a synchronous circuit, wherein the synchronous circuit samples, in response to a clock signal, a first data signal when a first control signal indicates that the first data signal contains valid data, and wherein the asynchronous circuit generates a second data signal according to an asynchronous communication protocol. The system includes a FIFO memory, a control circuit for asynchronously writing the second data signal in the memory when the second data signal indicates the start of a communication, and synchronously reading the second data signal from the memory in response to a clock signal, and a conversion circuit for decoding, according to a asynchronous communication protocol, the second data signal read from the memory in a decoded data signal, wherein the decoded data signal corresponds to the first data signal.Type: GrantFiled: December 13, 2011Date of Patent: May 5, 2015Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics S.R.L.Inventors: Daniele Mangano, Salvatore Pisasale, Ignazio Antonino Urzi'
-
Patent number: 8990436Abstract: In an embodiment, access transactions of at least one module of a system such as a System-on-Chip (SoC) to one of a plurality of target modules, such as memories, are managed by assigning transactions identifiers subjected to a consistency check. If an input identifier to the check has already been issued for the same given target module, to the related identifier/given target module pair the same input identifier is assigned as a consistent output identifier. If, on the contrary, said input identifier to the check has not been already issued or has already been issued for a target module different from the considered one, to the related identifier/given target module pair a new identifier, different from the input identifier, is assigned as a consistent output identifier.Type: GrantFiled: May 29, 2013Date of Patent: March 24, 2015Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Salvatore Pisasale, Mirko Dondini
-
Patent number: 8688872Abstract: A method for managing a queue, such as for example a FIFO queue, and executing a look-ahead function on the data contained in the queue includes associating to the data in the queue respective state variables (C1, C2, . . . CK), the value of each of which represents the number of times a datum is present in the queue. The look-ahead function is then executed on the respective state variables, preferentially using a number of state variables (C1, C2, . . . CK) equal to the number of different values that may be assumed by the data in the queue. The look-ahead function can involve identification of the presence of a given datum in the queue and is, in that case, executed by verifying whether among the state variables (C1, C2, . . . CK) there exists a corresponding state variable with non-nil value.Type: GrantFiled: November 22, 2010Date of Patent: April 1, 2014Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Giovanni Strano, Salvatore Pisasale
-
Publication number: 20130326522Abstract: In an embodiment, access transactions of at least one module of a system such as a System-on-Chip (SoC) to one of a plurality of target modules, such as memories, are managed by assigning transactions identifiers subjected to a consistency check. If an input identifier to the check has already been issued for the same given target module, to the related identifier/given target module pair the same input identifier is assigned as a consistent output identifier. If, on the contrary, said input identifier to the check has not been already issued or has already been issued for a target module different from the considered one, to the related identifier/given target module pair a new identifier, different from the input identifier, is assigned as a consistent output identifier.Type: ApplicationFiled: May 29, 2013Publication date: December 5, 2013Applicant: STMicroelectronics S.r.I.Inventors: Daniele MANGANO, Salvatore PISASALE, Mirko DONDINI
-
Patent number: 8599982Abstract: An interface system is used for interfacing a synchronous circuit with an asynchronous circuit, wherein the synchronous circuit generates, in response to a clock signal, a first control signal for indicating that a first data signal contains valid data, and wherein the asynchronous circuit generates, according to an asynchronous communication protocol, a second control signal indicating the state of transmission of a second data signal.Type: GrantFiled: December 1, 2011Date of Patent: December 3, 2013Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Salvatore Pisasale
-
Publication number: 20130259146Abstract: A completion-detector circuit for detecting completion of the transfer of asynchronous data on a communication channel with signal lines organized according to a delay-insensitive encoding (e.g., dual-rail, m-of-n, Berger encoding) comprises: logic circuitry for detecting the data on the aforesaid signal lines configured for: i) producing a first signal indicating the fact that the asynchronous data on the signal lines are stable; ii) producing a second signal indicating the fact that the signal lines are de-asserted; and an asynchronous finite-state machine supplied with the first signal and the second signal for producing a signal of detection of completion of transfer of the asynchronous data, the detection signal having: a first value, when the first signal is asserted; and a second value, when the second signal is asserted; and being on hold when neither one nor the other of said first signal and said second signal is asserted.Type: ApplicationFiled: April 1, 2013Publication date: October 3, 2013Applicant: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Salvatore Pisasale, Carmelo Pistritto
-
Patent number: 8401388Abstract: A transmitter for generating, starting from a data-packet traffic at input, flows of information to be conveyed via optical signals with different wavelengths towards a plurality of targets in a communications network, the transmitter including: a destination decoder to identify, for each packet in the input packet traffic, a respective destination target in the plurality of targets; a plurality of emitter modules operating at different wavelengths for converting the electrical signals into optical signals; and a de-multiplexer, which is controlled by the destination decoder and is able to drive the emitter modules by sending selectively to each emitter module the electrical signals corresponding to a given packet of the input packet traffic according to the respective destination target identified by the destination decoder. A serialization module is set upstream of the de-multiplexer for converting the packet traffic into a serial flow of bits.Type: GrantFiled: May 28, 2010Date of Patent: March 19, 2013Assignee: STMicroelectronics S.r.l.Inventors: Alberto Scandurra, Mirko Dondini, Salvatore Pisasale, Letizia Fragomeni
-
Patent number: 8401404Abstract: An on-chip receiver for flows of information conveyed to a target via optical signals with different wavelengths includes a plurality of photo-detector modules, each sensitive to a different wavelength, for converting a respective optical signal at input into an electrical signal, a plurality of de-serialization circuits acting on the electrical signals for converting into packet traffic the flows of information received via the photo-detector modules, and an arbitration node acting on the packet traffic to enable a single packet at a time to achieve the target.Type: GrantFiled: May 28, 2010Date of Patent: March 19, 2013Assignee: STMicroelectronics S.r.l.Inventors: Alberto Scandurra, Giuseppe Guarnaccia, Salvatore Pisasale, Fabio Zito
-
Patent number: 8255597Abstract: An interface device, such as for a System-on-Chip (SoC) bus, transfers data from an input queue through an output to a target. The interface device includes a buffer network for buffering input data when the target is not available for receiving the data. A multiplexer switches between a first operating condition for directing to the target the data from the input queue, and a second operating condition for directing to the target the buffered data from the buffer network. A finite-state machine selectively switches the multiplexer between the first operating condition and the second operating condition based on an acknowledgement signal received from the target. This indicates the availability of the target for receiving the data.Type: GrantFiled: July 9, 2010Date of Patent: August 28, 2012Assignee: STMicroelectronics S.R.L.Inventors: Francesco Giotta, Salvatore Pisasale, Giuseppe Falconeri
-
Publication number: 20120155568Abstract: An interface system is used for interfacing a synchronous circuit with an asynchronous circuit, wherein the synchronous circuit generates, in response to a clock signal, a first control signal for indicating that a first data signal contains valid data, and wherein the asynchronous circuit generates, according to an asynchronous communication protocol, a second control signal indicating the state of transmission of a second data signal.Type: ApplicationFiled: December 1, 2011Publication date: June 21, 2012Applicant: STMICROELECTRONICS S.R.L.Inventors: Daniele Mangano, Salvatore Pisasale