Patents by Inventor Sang-Wan Nam
Sang-Wan Nam has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240079599Abstract: Disclosed is an anodeless all-solid-state battery which may effectively control local volume expansion due to lithium deposited during charging of the battery. The all-solid-state battery includes an anode current collector, an intermediate layer located on the anode current collector, a solid electrolyte layer located on the intermediate layer, a cathode active material layer located on the solid electrolyte layer and including a cathode active material, and a cathode current collector located on the cathode active material layer. The intermediate layer includes carbon particles and metal particles alloyable with lithium, and the carbon particles include a first carbon material, e.g., as a spherical carbon material, and a second carbon material, e.g., a linear carbon material.Type: ApplicationFiled: April 25, 2023Publication date: March 7, 2024Applicants: Hyundai Motor Company, Kia CorporationInventors: Young Jin Nam, Hong Suk Choi, Seon Hwa Kim, Hee Soo Kang, Jae Min Lim, Sang Wan Kim
-
Patent number: 11854982Abstract: A three-dimensional semiconductor memory device may include a first stack structure block including first stack structures arranged in a first direction on a substrate, a second stack structure block including second stack structures arranged in the first direction on the substrate, a separation structure disposed on the substrate between the first and second stack structure blocks and including first mold layers and second mold layers, and a contact plug penetrating the separation structure. A bottom surface of the contact plug may contact the substrate.Type: GrantFiled: November 7, 2022Date of Patent: December 26, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bongsoon Lim, Sang-Wan Nam, Sang-Won Park, Sang-Won Shim, Hongsoo Jeon, Yonghyuk Choi
-
ADDRESS SCHEDULING METHODS FOR NON-VOLATILE MEMORY DEVICES WITH THREE-DIMENSIONAL MEMORY CELL ARRAYS
Publication number: 20230273880Abstract: At least one address scheduling method includes selecting a first bit line, selecting a first string connected to the first bit line, performing address scheduling on N pages of each of multi-level cells in the first string sequentially from a bottom word line to a top word line, and after completing the address scheduling on all word lines in the first string, performing address scheduling on second to k-th strings sequentially in the same manner as performed with respect to the first string, where âkâ is 2 or a natural number greater than 2.Type: ApplicationFiled: May 4, 2023Publication date: August 31, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Chi Weon YOON, Dong Hyuk Chae, Sang-Wan Nam, Jung-Yun Yun -
Patent number: 11715525Abstract: A nonvolatile memory device includes a memory block including a first structure formed on a substrate and a second structure formed on the first structure. An erase method of the nonvolatile memory device includes applying a word line erase voltage to first normal word lines of the first structure and second normal word lines of the second structure, and applying a junction word line erase voltage smaller than the word line erase voltage to at least one of a first junction word line of the first structure and a second junction word line of the second structure. The first junction word line is a word line adjacent to the second structure from among word lines of the first structure, and the second junction word line is a word line adjacent to the first structure from among word lines of the second structure.Type: GrantFiled: August 23, 2021Date of Patent: August 1, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jun-Ho Seo, Yong-Lae Kim, Haneol Jang, Hyukje Kwon, Sang-Wan Nam
-
Publication number: 20230221870Abstract: Disclosed is a nonvolatile memory device including a memory cell array including memory cells, bit lines and word lines connected with the memory cells, a common source line connected with the memory cells, a control logic circuit including a common source line noise control logic circuit and configured to generate voltages including a first voltage and a second voltage, a voltage selector configured to receive the voltages and configured to select at least one of the voltages, and a common source line driver configured to receive the at least one selected voltage and configured to control a voltage of the common source line, and the common source line noise control logic circuit is configured to control the voltage selector based on program information so as to select the at least one of the voltages.Type: ApplicationFiled: October 10, 2022Publication date: July 13, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Euihyun CHEON, Sang-Wan NAM
-
Address scheduling methods for non-volatile memory devices with three-dimensional memory cell arrays
Patent number: 11681616Abstract: At least one address scheduling method includes selecting a first bit line, selecting a first string connected to the first bit line, performing address scheduling on N pages of each of multi-level cells in the first string sequentially from a bottom word line to a top word line, and after completing the address scheduling on all word lines in the first string, performing address scheduling on second to k-th strings sequentially in the same manner as performed with respect to the first string, where âkâ is 2 or a natural number greater than 2.Type: GrantFiled: December 30, 2020Date of Patent: June 20, 2023Assignee: Samsung Electronics Co, Ltd.Inventors: Chi Weon Yoon, Dong Hyuk Chae, Sang-Wan Nam, Jung-Yun Yun -
Publication number: 20230178154Abstract: A three-dimensional (3D) nonvolatile memory device includes a cell string. The cell string includes a pillar structure comprising a ground selection transistor, a plurality of memory cells, and a string selection transistor stacked vertically over a substrate. The memory cells comprise a first cell group and a second cell group stacked on the first cell group, and a horizontal width of at least a portion of the pillar structure decreases in a depth direction towards the substrate. A method of programming the memory device includes initializing a channel of a memory cell of the first cell group of the cell string through the ground selection transistor of the pillar structure, and then applying a program voltage to the memory cell of the pillar structure of the cell string.Type: ApplicationFiled: January 31, 2023Publication date: June 8, 2023Inventors: WON-TAECK JUNG, SANG-WAN NAM, JINWOO PARK, JAEYONG JEONG
-
Publication number: 20230154553Abstract: Disclosed is an operation method of a memory device that includes a plurality of memory cells stacked in a direction perpendicular to a substrate. The method includes performing first to (n?1)-th program loops on selected memory cells connected to a selected word line from among the plurality of memory cells, based on a first program parameter, and after the (n?1)-th program loop is performed, performing n-th to k-th program loops on the selected memory cells, based on a second program parameter different from the first program parameter. Herein, n is an integer greater than 1 and k is an integer greater than or equal to n. The first and second program parameters include information about at least two of a program voltage increment, a 2-step verify range, and a bit line forcing voltage used in the first to k-th program loops.Type: ApplicationFiled: September 29, 2022Publication date: May 18, 2023Inventors: YOHAN LEE, SANG-WAN NAM, SANG-WON PARK, JIHO CHO, EUNHYANG PARK
-
Publication number: 20230153000Abstract: A memory package includes a printed circuit board, a first memory device that is stacked on the printed circuit board, and a second memory device stacked on the first memory device. The first memory device includes a first one-time programmable (OTP) block, the second memory device includes a second OTP block different from the first OTP block, and a horizontal distance from one side of the first memory device to the first OTP block is different from a horizontal distance from one side of the second memory device to the second OTP block.Type: ApplicationFiled: November 3, 2022Publication date: May 18, 2023Inventors: JAE-HOON CHOI, Sang-Wan Nam, Sangyong Yoon, Kookhyun Cho
-
Publication number: 20230133286Abstract: A nonvolatile memory device includes: a memory cell array including three or more planes; a first clock generator generating a first clock signal having a first period; a second clock generator generating a second clock signal having a second period that varies with the temperature; a plurality of clock switching controllers outputting one of the first and second clock signals as a reference clock signal; a control logic including a plurality of bitline shutoff generators, which output a plurality of bitline shutoff signals based on the reference clock signal; and a plurality of page buffers connecting bitlines of the planes and data latch nodes in accordance with the bitline shutoff signals.Type: ApplicationFiled: July 22, 2022Publication date: May 4, 2023Inventors: YOU-SE KIM, SANG-WAN NAM, KEE HO JUNG
-
Publication number: 20230138601Abstract: Disclosed is a memory device includes a memory block that is connected with a plurality of wordlines, a voltage generating circuit configured to output a first non-selection voltage through a plurality of driving lines, and an address decoding circuit configured to connect the plurality of driving lines with unselected wordlines of the plurality of wordlines. During a wordline setup period for the plurality of wordlines, the voltage generating circuit floats first driving lines corresponding to first unselected wordlines of the unselected wordlines from among the plurality of driving lines when the first unselected wordlines reach a first target level, and floats second driving lines corresponding to second unselected wordlines of the unselected wordlines from among the plurality of driving lines when the second unselected wordlines reach a second target level different from the first target level.Type: ApplicationFiled: September 30, 2022Publication date: May 4, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Sang-Wan NAM, Hyunggon KIM, Bong-Kil JUNG, Younho HONG, Juseong HWANG
-
Publication number: 20230126012Abstract: Provided is a nonvolatile memory device. The nonvolatile memory device includes a memory cell array, a first voltage generator configured to generate a word line operating voltage for each word line of the memory cell array, a second voltage generator configured to generate a bit line operating voltage of the memory cell array, and a temperature unit configured to determine, from a temperature range table, a temperature range for a temperature code according to a real-time temperature of the memory cell array, and to adjust a power supply voltage of the first or second voltage generator based on a selection signal mapped to the determined temperature range.Type: ApplicationFiled: July 18, 2022Publication date: April 27, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Bong-Kil JUNG, Sang-Wan NAM, Jong Min BAEK, Min Ki JEON, Woo Chul JUNG, Yoon-Hee CHOI
-
Patent number: 11594283Abstract: A three-dimensional (3D) nonvolatile memory device includes a cell string. The cell string includes a pillar structure comprising a ground selection transistor, a plurality of memory cells, and a string selection transistor stacked vertically over a substrate. The memory cells comprise a first cell group and a second cell group stacked on the first cell group, and a horizontal width of at least a portion of the pillar structure decreases in a depth direction towards the substrate. A method of programming the memory device includes initializing a channel of a memory cell of the first cell group of the cell string through the ground selection transistor of the pillar structure, and then applying a program voltage to the memory cell of the pillar structure of the cell string.Type: GrantFiled: November 10, 2021Date of Patent: February 28, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Taeck Jung, Sang-Wan Nam, Jinwoo Park, Jaeyong Jeong
-
Publication number: 20230056261Abstract: A three-dimensional semiconductor memory device may include a first stack structure block including first stack structures arranged in a first direction on a substrate, a second stack structure block including second stack structures arranged in the first direction on the substrate, a separation structure disposed on the substrate between the first and second stack structure blocks and including first mold layers and second mold layers, and a contact plug penetrating the separation structure. A bottom surface of the contact plug may contact the substrate.Type: ApplicationFiled: November 7, 2022Publication date: February 23, 2023Inventors: BONGSOON LIM, SANG-WAN NAM, SANG-WON PARK, SANG-WON SHIM, HONGSOO JEON, YONGHYUK CHOI
-
Patent number: 11532365Abstract: An operation method of a nonvolatile memory device includes receiving a read command and an address, increasing a voltage applied to an unselected word line from an off voltage to a read pass voltage during a setup phase in response to the read command, increasing a voltage applied to an unselected string selection line from the off voltage to a pre-pulse voltage during a first setup phase of the setup phase, increasing a voltage applied to an unselected ground selection line from the off voltage to the pre-pulse voltage during the first setup phase, applying a read voltage to a selected word line to read data corresponding to the address, during a sensing phase following the setup phase, and outputting the read data through data lines after the sensing phase. During the setup phase, a slope of the voltage applied to the unselected word line is varied.Type: GrantFiled: July 15, 2021Date of Patent: December 20, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Duk Yu, Sang-Wan Nam, Jonghoon Park, Ho-Jun Lee
-
Patent number: 11515325Abstract: A three-dimensional semiconductor memory device may include a peripheral circuit structure including transistors on a first substrate, and a cell array structure on the peripheral circuit structure, the cell array structure including: a first stack structure block comprising first stack structures arranged side by side in a first direction on a second substrate, a second stack structure block comprising second stack structures arranged side by side in the first direction on the second substrate, a separation structure disposed on the second substrate between the first stack structure block and the second stack structure block and comprising first mold layers and second mold layers, and a contact plug penetrating the separation structure. The cell array structure may include a first metal pad and the peripheral circuit structure may include a second metal pad. The first metal pad may be in contact with the second metal pad.Type: GrantFiled: September 18, 2020Date of Patent: November 29, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bongsoon Lim, Sang-Wan Nam, Sang-Won Park, Sang-Won Shim, Hongsoo Jeon, Yonghyuk Choi
-
Patent number: 11495541Abstract: A three-dimensional semiconductor memory device may include a first stack structure block including first stack structures arranged in a first direction on a substrate, a second stack structure block including second stack structures arranged in the first direction on the substrate, a separation structure disposed on the substrate between the first and second stack structure blocks and including first mold layers and second mold layers, and a contact plug penetrating the separation structure. A bottom surface of the contact plug may contact the substrate.Type: GrantFiled: October 4, 2019Date of Patent: November 8, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bongsoon Lim, Sang-Wan Nam, Sang-Won Park, Sang-Won Shim, Hongsoo Jeon, Yonghyuk Choi
-
Patent number: 11373716Abstract: A program method of a non-volatile memory device, the non-volatile memory device including a cell string having memory cells stacked perpendicular to a surface of a substrate, the method includes performing a first program phase including programming a first memory cell connected to a first word line and applying a first pass voltage to other word lines above or below the first word line, and performing a second program phase including programming a second memory cell after the first memory cell is completely programmed, the second memory cell being connected to a second word line closer to the substrate than the first word line, applying a second pass voltage to a first word line group below the second word line and applying a third pass voltage to a second word line group above the second word line, the second pass voltage being lower than the third pass voltage.Type: GrantFiled: February 28, 2020Date of Patent: June 28, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Wandong Kim, Jinwoo Park, Seongjin Kim, Sang-wan Nam
-
Patent number: 11367493Abstract: A program method of a non-volatile memory device, the non-volatile memory device including a peripheral circuit region and a memory cell region including a cell substrate and a cell string having memory cells stacked perpendicular to a surface of a cell substrate, the method includes performing a first program phase including programming a first memory cell connected to a first word line and applying a first pass voltage to other word lines above or below the first word line, and performing a second program phase including programming a second memory cell being connected to a second word line closer to the cell substrate, applying a second pass voltage to a first word line group below the second word line and applying a third pass voltage to a second word line group above the second word line, the second pass voltage being lower than the third pass voltage.Type: GrantFiled: August 12, 2020Date of Patent: June 21, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Wandong Kim, Jinwoo Park, Seongjin Kim, Sang-Wan Nam
-
Patent number: 11322205Abstract: A method for programming a non-volatile memory device is provided. The method comprises applying a program word line voltage with a voltage level changed stepwise to a selected word line connected to a plurality of memory cells, and applying a program bit line voltage to a first bit line of a plurality of bit lines connected to a plurality of first memory cells, while the program word line voltage is applied to the selected word line. The program bit line voltage transitions from a first voltage level to one of a program inhibit voltage level, a program voltage level, and a second voltage level. The first and second voltage levels are between the program inhibit voltage level and program voltage level.Type: GrantFiled: March 18, 2020Date of Patent: May 3, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Won Park, Sang-Wan Nam, Ji Yeon Shin, Won Bo Shim, Jung-Yun Yun, Ji Ho Cho, Sang Gi Hong