Patents by Inventor Satoshi Muraoka
Satoshi Muraoka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8581622Abstract: To suppress power consumption and enhance signal quality as compared with the case where first and second semiconductor elements are terminated only by on-chip input termination resistor circuits. A first semiconductor element with a switching function and a second semiconductor element with a switching function are connected to each other with a substrate interconnection, and a resistor element is connected in parallel with the substrate interconnection. The resistor element is placed at an arbitrary position or a branch point on the signal interconnection.Type: GrantFiled: May 16, 2012Date of Patent: November 12, 2013Assignee: Hitachi, Ltd.Inventors: Yasuhiro Ikeda, Yutaka Uematsu, Satoshi Muraoka
-
Publication number: 20130207234Abstract: A slew rate of a signal transmitted between a semiconductor device having a small load capacitance and a semiconductor device having a large load capacitance is improved. When a signal is transmitted to the semiconductor device (for example, a memory device) having the large load capacitance, pre-emphasis is performed, and when a signal is transmitted to the semiconductor device (for example, a memory controller) having the small load capacitance, pre-emphasis is not performed or is slightly performed. By this, when the signal is transmitted to the memory device, blunting in signal rising due to the load capacitance is suppressed, and when the signal is transmitted to the memory controller, ringing due to the reflection of the signal is suppressed, and the slew rate of the data transmission is improved.Type: ApplicationFiled: August 15, 2012Publication date: August 15, 2013Inventors: Yasuhiro Ikeda, Yutaka Uematsu, Satoshi Muraoka
-
Patent number: 8324925Abstract: An output buffer includes inverters, a delay circuit for delaying an input signal, buffers and switches. The output buffer transmits a logic signal to a transmission path and, in accordance with an amount of signal attenuation in the transmission path, creates a waveform including four or more kinds of signal voltages. The buffers are redundantly connected in parallel, and the number of buffers concurrently turn ON is controlled by respective switches provided in series with output resistors of the buffers. By selecting the buffers of switches which are turned ON, the preemphasis amount and a number of preemphasis taps are adjusted through a selector logic selection signal so that the preemphasis amount is made variable and the ON resistance of the buffers is made constant.Type: GrantFiled: May 13, 2011Date of Patent: December 4, 2012Assignee: Hitachi, Ltd.Inventors: Satoshi Muraoka, Norio Chujo, Ritsuro Orihashi
-
Publication number: 20120302075Abstract: The present invention maintains plugging-unplugging durability of connector pins for connecting to a signal wiring board, as well as reduces a stub length of a through hole connecting to a signal wiring. In the signal wiring board according to the present invention, a through hole connecting to the inner-layer signal wiring is formed to be shorter than the other through holes. A through hole in which a connector pin connecting to the inner-layer signal wiring is inserted is formed to have a length corresponding to a depth of the inner-layer signal wiring.Type: ApplicationFiled: May 25, 2012Publication date: November 29, 2012Applicant: Hitachi, Ltd.Inventors: Satoshi MURAOKA, Masayoshi YAGYU
-
Publication number: 20120262885Abstract: Provided is a signal transfer circuit which uses a low cost circuit board with a high packing density but is capable of reducing a crosstalk noise between signal lines and also reducing a reflection noise due to a stub. A signal transfer circuit of the present invention is configured such that lead terminals of electronic components and through-hole vias are connected to each other by surface wirings, respectively, to allow no branching from the middle of the through-hole vias. Further, first wirings connecting a first electronic component are each arranged between a corresponding pair of second wirings connecting a second electronic component, and signals are transmitted through the first wirings and the second wirings by interleaved transmission.Type: ApplicationFiled: January 26, 2012Publication date: October 18, 2012Inventors: Yasuhiro IKEDA, Yutaka Uematsu, Satoshi Muraoka
-
Publication number: 20120194304Abstract: An equalizer circuit includes a passive equalizer having an inductor connected in parallel to a signal interconnection line, the inductor being made up of a conductor portion formed on a side face of a through-hole of a circuit board.Type: ApplicationFiled: January 20, 2012Publication date: August 2, 2012Applicant: Hitachi, Ltd.Inventor: Satoshi MURAOKA
-
Publication number: 20120112849Abstract: A data transmission system is provided in which it is possible to perform both of suppressing the degrading of the slew rate and suppressing the ringing even if load capacitance of an input buffer is changed. The data transmission system transmitting data from an output buffer to the input buffer through a trace is provided with first RC parallel circuits connected in series to the trace on a first Printed Circuit Board (PCB) on which the output buffer is mounted, and second RC parallel circuits connected in series to the trace on a second Printed Circuit Board (PCB) on which the input buffer is mounted, and which can be connected and separated to and from the first Printed Circuit Board (PCB).Type: ApplicationFiled: January 11, 2011Publication date: May 10, 2012Inventors: Yasuhiro IKEDA, Yutaka UEMATSU, Satoshi MURAOKA
-
Publication number: 20110234249Abstract: An interposer to be mounted with an integrated circuit to be a test object is provided with a switch and a probe to detect an electric current corresponding to individual terminals of the integrated circuit. A test pattern signal is then inputted to the integrated circuit through a test substrate as a switch that is connected to a power supply terminal of the integrated circuit and that is turned off. If the integrated circuit normally operates and the current values of all the terminals of the integrated circuit are within a tolerance, the power supply terminal connected to the turned-off switch is identified as a terminal that may be removed.Type: ApplicationFiled: March 10, 2011Publication date: September 29, 2011Applicant: ELPIDA MEMORY, INC.Inventors: Yutaka UEMATSU, Hideki OSAKA, Satoshi NAKAMURA, Satoshi MURAOKA, Mitsuaki KATAGIRI, Ken IWAKURA, Yukitoshi HIROSE
-
Publication number: 20110215830Abstract: An output buffer includes inverters, a delay circuit for delaying an input signal, buffers and switches. The output buffer transmits a logic signal to a transmission path and, in accordance with an amount of signal attenuation in the transmission path, creates a waveform including four or more kinds of signal voltages. The buffers are redundantly connected in parallel, and the number of buffers concurrently turn ON is controlled by respective switches provided in series with output resistors of the buffers. By selecting the buffers of switches which are turned ON, the preemphasis amount and a number of preemphasis taps are adjusted through a selector logic selection signal so that the preemphasis amount is made variable and the ON resistance of the buffers is made constant.Type: ApplicationFiled: May 13, 2011Publication date: September 8, 2011Inventors: Satoshi MURAOKA, Norio Chujo, Ritsuro Orihashi
-
Patent number: 7969197Abstract: An output buffer includes inverters, a delay circuit for delaying an input signal, buffers and switches. The output buffer transmits a logic signal to a transmission path and, in accordance with an amount of signal attenuation in the transmission path, creates a waveform including four or more kinds of signal voltages. The buffers are redundantly connected in parallel, and the number of buffers concurrently turn ON is controlled by respective switches provided in series with output resistors of the buffers. By selecting the buffers of switches which are turned ON, the preemphasis amount and a number of preemphasis taps are adjusted through a selector logic selection signal so that the preemphasis amount is made variable and the ON resistance of the buffers is made constant.Type: GrantFiled: March 3, 2010Date of Patent: June 28, 2011Assignee: Hitachi, Ltd.Inventors: Satoshi Muraoka, Norio Chujo, Ritsuro Orihashi
-
Publication number: 20110007487Abstract: A technology capable of reducing a crosstalk noise generated between through holes of an LSI package and a printed board at low cost is provided. In an electronic device in which an LSI package is mounted on a printed board, a plurality of transmission terminals and a plurality of reception terminals are provided, and the plurality of transmission terminals include transmission terminal pairs which transmit a differential signal and the plurality of reception terminals include reception terminal pairs which receive the differential signal. In the LSI package, two transmission terminal pairs and two reception terminal pairs are respectively adjacent to each other and are arranged so that a line which connects the terminals of one pair intersects with a line which connects the terminals of the other pair.Type: ApplicationFiled: June 15, 2010Publication date: January 13, 2011Inventor: Satoshi MURAOKA
-
Publication number: 20100219856Abstract: In an output buffer circuit including Inverter 1 to Inverter 3, Delay Circuit 1 to Delay Circuit 3 for delaying an input signal for a specific time, Buffer 1 to Buffer 3, and a function for transmitting a logic signal to a transmission path and in accordance with an amount of signal attenuation in the transmission path, creating at a transmission side a waveform including four or more kinds of signal voltages, the preemphasis amount is made variable and the ON resistance Rs of the buffer is made constant. Selector circuit 1 to Selector circuit 3 are situated before the buffers, the inverter, capable of selecting through selector logic a signal to be inputted to the buffer, inverts a data signal, and the preemphasis amount and the number of preemphasis taps are adjusted through a selection signal for the selector logic.Type: ApplicationFiled: March 3, 2010Publication date: September 2, 2010Inventors: Satoshi MURAOKA, Norio Chujo, Ritsuro Orihashi
-
Patent number: 7786751Abstract: The present invention provides a differential signaling system comprising: a driver circuit that transmits a differential signal; a receiver circuit that receives the differential signal; and two or more signal lines used for the differential signal to be transmitted by the driver circuit and received by the receiver circuit, wherein the driver circuit gives an arbitrary time lag between the two signals that form the differential signal before transmitting them.Type: GrantFiled: July 31, 2007Date of Patent: August 31, 2010Assignee: Hitachi Cable, Ltd.Inventors: Norio Chujo, Satoshi Muraoka
-
Patent number: 7692445Abstract: In an output buffer circuit including Inverter 1 to Inverter 3, Delay Circuit 1 to Delay Circuit 3 for delaying an input signal for a specific time, Buffer 1 to Buffer 3, and a function for transmitting a logic signal to a transmission path and in accordance with an amount of signal attenuation in the transmission path, creating at a transmission side a waveform including four or more kinds of signal voltages, the preemphasis amount is made variable and the ON resistance Rs of the buffer is made constant. Selector circuit 1 to Selector circuit 3 are situated before the buffers, the inverter, capable of selecting through selector logic a signal to be inputted to the buffer, inverts a data signal, and the preemphasis amount and the number of preemphasis taps are adjusted through a selection signal for the selector logic.Type: GrantFiled: March 15, 2007Date of Patent: April 6, 2010Assignee: Hitachi, Ltd.Inventors: Satoshi Muraoka, Norio Chujo, Ritsuro Orihashi
-
Publication number: 20090003463Abstract: An output buffer circuit which transmits a logic signal to a transmission line includes a transmission pre-emphasis output circuit and a transmission pre-emphasis amount determination circuit. The transmission pre-emphasis output circuit controls a pre-emphasis amount according to an output signal from the transmission pre-emphasis amount determination circuit. The transmission pre-emphasis amount determination circuit adjusts a pre-emphasis amount and the number of pre-emphasis taps according to a pseudo loss control signal, controls a pre-emphasis amount of a transmission signal so that a signal amplitude is made smaller in a signal component with a high frequency than that of a signal component with a low frequency, and imparts signal degradation to a received waveform to realize transmission loss in a pseudo manner.Type: ApplicationFiled: April 9, 2008Publication date: January 1, 2009Inventors: Satoshi Muraoka, Norio Chujo
-
Publication number: 20080265944Abstract: In an output buffer circuit including Inverter 1 to Inverter 3, Delay Circuit 1 to Delay Circuit 3 for delaying an input signal for a specific time, Buffer 1 to Buffer 3, and a function for transmitting a logic signal to a transmission path and in accordance with an amount of signal attenuation in the transmission path, creating at a transmission side a waveform including four or more kinds of signal voltages, the preemphasis amount is made variable and the ON resistance Rs of the buffer is made constant. Selector circuit 1 to Selector circuit 3 are situated before the buffers, the inverter, capable of selecting through selector logic a signal to be inputted to the buffer, inverts a data signal, and the preemphasis amount and the number of preemphasis taps are adjusted through a selection signal for the selector logic.Type: ApplicationFiled: March 15, 2007Publication date: October 30, 2008Inventors: SATOSHI MURAOKA, Norio Chujo, Ritsuro Orihashi
-
Publication number: 20080030242Abstract: The present invention provides a differential signaling system comprising: a driver circuit that transmits a differential signal; a receiver circuit that receives the differential signal; and two or more signal lines used for the differential signal to be transmitted by the driver circuit and received by the receiver circuit, wherein the driver circuit gives an arbitrary time lag between the two signals that form the differential signal before transmitting them.Type: ApplicationFiled: July 31, 2007Publication date: February 7, 2008Inventors: Norio Chujo, Satoshi Muraoka
-
Patent number: 6993633Abstract: A cache data control system and method for a computer system in which in a memory read processing, a coherent controller issues an advanced speculative read request for (speculatively) reading data from a cache data section in advance to a cache data controller, before reading a cache tag from a cache tag section and conducting cache hit check. If a cache hit has occurred, the cache data controller returns the data subjected to speculative reading as response data, at the time when the cache data controller has received a read request issued by the coherent controller.Type: GrantFiled: July 28, 2000Date of Patent: January 31, 2006Assignee: Hitachi, Ltd.Inventors: Tadayuki Sakakibara, Isao Ohara, Hideya Akashi, Yuji Tsushima, Satoshi Muraoka
-
Patent number: 5844762Abstract: An electronic circuit device having a power wiring resonance inhibition function includes a plurality of electronic circuit elements, and a wiring board having the electronic circuit elements disposed thereon. The wiring board includes a plurality of planar power supply wires for supplying power to the electronic circuit elements. The planar power wires include a pair of planar power supply wires for supplying power to the electronic circuit elements at a predetermined voltage. The electronic circuit device also includes a plurality of damping elements disposed at a plurality of positions on the wiring board. The damping elements are connected between the pair of planar power supply wires at a plurality of positions on the pair of planar power supply wires. The damping elements reduce power supply system impedance and inhibit power wiring system resonance, thereby reducing supply voltage fluctuation caused by the power wiring system resonance and noise caused by the supply voltage fluctuation.Type: GrantFiled: December 12, 1996Date of Patent: December 1, 1998Assignee: Hitachi, Ltd.Inventors: Hideho Yamamura, Masakazu Yamamoto, Naoki Maru, Satoshi Muraoka