Patents by Inventor Scott M. Fairbanks
Scott M. Fairbanks has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8102203Abstract: A method for calibrating an offset voltage of an amplifier used to amplify capacitively coupled communication signals is described. During this process, a common voltage is applied to one or more inputs to the amplifier. Next, an output of the amplifier is iteratively, measured, and charge is applied to the one or more inputs until the offset voltage is less than a pre-determined value. Note that applying the charge may involve applying a sequence of one or more charge pulses.Type: GrantFiled: September 25, 2007Date of Patent: January 24, 2012Assignee: Oracle America, Inc.Inventors: Robert J. Drost, Robert Proebsting, Arlene Proebsting, legal representative, Scott M. Fairbanks, Ronald Ho
-
Patent number: 8023555Abstract: A repeater circuit configured to duplicate or otherwise coordinate signal transitions between state conductors, such as for use in asynchronous communication systems. The repeater circuit may include a state node or other feature to facilitate enforcing or otherwise ordering transitioning of the state conductors.Type: GrantFiled: September 28, 2007Date of Patent: September 20, 2011Assignee: Oracle America, Inc.Inventors: Scott M. Fairbanks, William S. Coates
-
Patent number: 8014113Abstract: A system of protecting a proximity communication system against electrostatic discharge (ESD). The proximity communication system includes two chips, each having an array of electrical pads at its surface and covered by a thin dielectric layer such that capacitive coupling circuits are formed between the chips when they are joined together. In at least one of the chips, an additional protection pad is formed away from the array, and heavy protection circuitry is connected to it. Its surface is exposed through the dielectric surface over it such that, when an ESD aggressor approaches, the discharge occurs to the protection pad.Type: GrantFiled: June 23, 2008Date of Patent: September 6, 2011Assignee: Oracle America, Inc.Inventors: Robert J. Drost, Scott M. Fairbanks, Alex Chow
-
Patent number: 7831810Abstract: Embodiments of the present invention provide a system for transferring data between a receiver chip and a transmitter chip. The system includes a set of data path circuits in the transmitter chip and a set of data path circuits in the receiver chip coupled to a shared data channel. In addition, the system includes a set of asynchronous control circuits for controlling corresponding data path circuits in the transmitter chip and receiver chip. Upon detecting the transition of a control signal for an asynchronous control circuit in the transmitter chip, the asynchronous control circuit is configured to enable a transfer of data from the corresponding data path circuit in the transmitter chip across the data channel to a corresponding data path circuit in the receiver chip, and generate a control signal to cause a next asynchronous control circuit to commence the transfer of a data signal.Type: GrantFiled: October 2, 2007Date of Patent: November 9, 2010Assignee: Oracle America, Inc.Inventor: Scott M. Fairbanks
-
Patent number: 7701253Abstract: A booster circuit for reducing the nominal latency of a logic gate. The booster circuit includes a charge sharing mechanism to transfer a stored charge to the output of the logic gate in response to a logic state transition on the input of the logic gate. The transfer of stored charge also reduces the charge drawn from the supply during the output transition.Type: GrantFiled: July 23, 2009Date of Patent: April 20, 2010Assignee: Oracle America, Inc.Inventor: Scott M. Fairbanks
-
Patent number: 7671653Abstract: An implicitly pulsed dual edge triggered pulsed latch. The implicitly pulsed latch includes an overlapping clock generator and a transparency circuit designed to cause a transparent latch circuit to become transparent on each edge of a clock signal. A logic value on the input node of the latch is transferred to the output node of the latch in response to each clock edge transition. An explicitly pulsed dual edge triggered pulsed latch including a pulse generator and a transparent latch circuit. The explicitly pulsed latch includes a symmetrical pulse generator designed to cause the latch circuit to pass a logic value from the input node of the latch to the output node of the latch in response to a pulse on the clock node.Type: GrantFiled: September 28, 2007Date of Patent: March 2, 2010Assignee: Sun Microsystems, Inc.Inventors: David Money Harris, Scott M. Fairbanks
-
Publication number: 20090315157Abstract: A system of protecting a proximity communication system against electrostatic discharge (ESD). The proximity communication system includes two chips, each having an array of electrical pads at its surface and covered by a thin dielectric layer such that capacitive coupling circuits are formed between the chips when they are joined together. In at least one of the chips, an additional protection pad is formed away from the array, and heavy protection circuitry is connected to it. Its surface is exposed through the dielectric surface over it such that, when an ESD aggressor approaches, the discharge occurs to the protection pad.Type: ApplicationFiled: June 23, 2008Publication date: December 24, 2009Applicant: SUN MICROSYSTEMS, INC.Inventors: Robert J. Drost, Scott M. Fairbanks, Alex Chow
-
Publication number: 20090273362Abstract: A booster circuit for reducing the nominal latency of a logic gate. The booster circuit includes a charge sharing mechanism to transfer a stored charge to the output of the logic gate in response to a logic state transition on the input of the logic gate. The transfer of stored charge also reduces the charge drawn from the supply during the output transition.Type: ApplicationFiled: July 23, 2009Publication date: November 5, 2009Applicant: Sun Microsystems, Inc.Inventor: Scott M. Fairbanks
-
Patent number: 7554374Abstract: A duty cycle bounding circuit for restoring the unbounded duty cycle of a periodic signal such as a forwarded clock signal. The duty cycle bounding circuit comprises a state holding logic element, such as a C-element, and a delay line. The delay line feeds back an inverted version of the output of the state holding logic element to an input of the state holding logic element. The periodic signal is applied to another input of the state holding logic element.Type: GrantFiled: March 30, 2007Date of Patent: June 30, 2009Assignee: Sun Microsystems, Inc.Inventor: Scott M. Fairbanks
-
Publication number: 20090085629Abstract: An implicitly pulsed dual edge triggered pulsed latch. The implicitly pulsed latch includes an overlapping clock generator and a transparency circuit designed to cause a transparent latch circuit to become transparent on each edge of a clock signal. A logic value on the input node of the latch is transferred to the output node of the latch in response to each clock edge transition. An explicitly pulsed dual edge triggered pulsed latch including a pulse generator and a transparent latch circuit. The explicitly pulsed latch includes a symmetrical pulse generator designed to cause the latch circuit to pass a logic value from the input node of the latch to the output node of the latch in response to a pulse on the clock node.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Applicant: Sun Microsystems, Inc.Inventors: David Money Harris, Scott M. Fairbanks
-
Publication number: 20090086793Abstract: A repeater circuit configured to duplicate or otherwise coordinate signal transitions between state conductors, such as for use in asynchronous communication systems. The repeater circuit may include a state node or other feature to facilitate enforcing or otherwise ordering transitioning of the state conductors.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Applicant: SUN MICROSYSTEMS, INC.Inventors: Scott M. Fairbanks, William S. Coates
-
Publication number: 20090086768Abstract: Embodiments of the present invention provide a system for transferring data between a receiver chip and a transmitter chip. The system includes a set of data path circuits in the transmitter chip and a set of data path circuits in the receiver chip coupled to a shared data channel. In addition, the system includes a set of asynchronous control circuits for controlling corresponding data path circuits in the transmitter chip and receiver chip. Upon detecting the transition of a control signal for an asynchronous control circuit in the transmitter chip, the asynchronous control circuit is configured to enable a transfer of data from the corresponding data path circuit in the transmitter chip across the data channel to a corresponding data path circuit in the receiver chip, and generate a control signal to cause a next asynchronous control circuit to commence the transfer of a data signal.Type: ApplicationFiled: October 2, 2007Publication date: April 2, 2009Applicant: SUN MICROSYSTEMS, INC.Inventor: Scott M. Fairbanks
-
Publication number: 20090079498Abstract: A method for calibrating an offset voltage of an amplifier used to amplify capacitively coupled communication signals is described. During this process, a common voltage is applied to one or more inputs to the amplifier. Next, an output of the amplifier is iteratively, measured, and charge is applied to the one or more inputs until the offset voltage is less than a pre-determined value. Note that applying the charge may involve applying a sequence of one or more charge pulses.Type: ApplicationFiled: September 25, 2007Publication date: March 26, 2009Applicant: SUN MICROSYSTEMS, INC.Inventors: Robert J. Drost, Robert Proebsting, Arlene Proebsting, Scott M. Fairbanks, Ronald Ho
-
Publication number: 20080238474Abstract: A booster circuit for reducing the nominal latency of a logic gate. The booster circuit includes a charge sharing mechanism to transfer a stored charge to the output of the logic gate in response to a logic state transition on the input of the logic gate. The transfer of stored charge also reduces the charge drawn from the supply during the output transition.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Applicant: Sun Microsystems, Inc.Inventor: Scott M. Fairbanks
-
Publication number: 20080238509Abstract: A duty cycle bounding circuit for restoring the unbounded duty cycle of a periodic signal such as a forwarded clock signal. The duty cycle bounding circuit comprises a state holding logic element, such as a C-element, and a delay line. The delay line feeds back an inverted version of the output of the state holding logic element to an input of the state holding logic element. The periodic signal is applied to another input of the state holding logic element.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Applicant: Sun Microsystems, Inc.Inventor: Scott M. Fairbanks
-
Patent number: 6574690Abstract: A bifurcation circuit uses dynamic asP* protocol. to exchange data among three or more FIFOs. Each FIFO contains a plurality of places containing data and a plurality of paths that exchange data between neighboring places. The bifurcator circuit generally comprises a control FIFO, two subordinate FIFOs and a bifurcation path coupled to all three FIFOs. The bifurcator circuit further comprises a chain of data latches coupled to all three FIFOs at the bifurcation path. A data value carried in the control FIFO determines which of the subordinate FIFOs exchanges data with the control FIFO. Each place in the FIFOs contains a set reset flip-flop in which the state of each place is held by a single wire and stabilized by a keeper. A single transistor sets or resets the state of the place. The pulse that changes the state of the control flip-flops also makes the data latches momentarily transparent. The bifurcator circuit is generally capable of a branch or join operations.Type: GrantFiled: December 29, 1999Date of Patent: June 3, 2003Assignee: Sun Microsystems, Inc.Inventors: Scott M. Fairbanks, Charles E. Molnar
-
Patent number: 6486700Abstract: A one-hot Muller C-element, wherein an event received on each of a plurality of inputs results in an event being output, can be implemented with complementary inputs and a true transistor pair comprising one transistor having a gate coupled to a first true input and another transistor having a gate coupled to a second true input; a true arm comprising the true transistor pair, coupled in series between a complement output and ground, and a true pull-up transistor, coupled between the complement output and a source; a true arm pull-up logic gate, coupled at its inputs to complement input wires of the one-hot Muller C-element and coupled at its output to a gate of the true pull-up transistor; a complement transistor pair comprising one transistor having a gate coupled to a first complement input and another transistor having a gate coupled to a second complement input; a complement arm comprising the complement transistor pair, coupled in series between a true output and ground, and a complement pull-up transisType: GrantFiled: August 23, 2001Date of Patent: November 26, 2002Assignee: Sun Microsystems, Inc.Inventors: Scott M. Fairbanks, Charles E. Molnar
-
Publication number: 20020149410Abstract: One embodiment of the present invention provides a system for latching data in response to a clock signal. This system includes a memory element that is configured to store a data value. A latch input is coupled to the memory element, so that changes in the latch input change the data value stored in the memory element without waiting for an assertion of the clock signal. The system also includes a driver circuit that is configured to drive the data value stored in the memory element onto a latch output. The system additionally includes a clocking circuit that is configured to cause the driver circuit to drive the data value stored in memory element onto the latch output in response to an assertion of the clock signal.Type: ApplicationFiled: April 13, 2001Publication date: October 17, 2002Inventors: Ivan E. Sutherland, Scott M. Fairbanks
-
Patent number: 6456136Abstract: A latching data system includes a memory element that is configured to store a data value. A latch input is coupled to the memory element, so that changes in the latch input change the data value stored in the memory element without waiting for an assertion of a clock signal. The system also includes a driver circuit that is configured to drive the data value stored in the memory element onto a latch output. The system additionally includes a clocking circuit that is configured to cause the driver circuit to drive the data value stored in the memory element onto the latch output in response to an assertion of the clock signal.Type: GrantFiled: April 13, 2001Date of Patent: September 24, 2002Assignee: Sun Microsystems, Inc.Inventors: Ivan E. Sutherland, Scott M. Fairbanks
-
Patent number: 6420907Abstract: One embodiment of the present invention provides a system for asynchronously controlling state information within a circuit. This system includes a first conductor that carries a voltage indicating a state of the circuit, as well as a first drive circuit coupled to the first conductor that is configured to drive the first conductor to a first voltage level to indicate a first state. The system also includes a second drive circuit coupled to the first conductor that is configured to drive the first conductor to a second voltage level to indicate a second state. The system additionally includes a condition input that indicates a condition. The system is configured so that the first drive circuit drives the first conductor to the first voltage level based upon the condition indicated by the condition input.Type: GrantFiled: September 29, 2000Date of Patent: July 16, 2002Assignee: Sun Microsystems, Inc.Inventors: Ivan E. Sutherland, Scott M. Fairbanks, Josephus C. Ebergen