Patents by Inventor Scott Robert Humphreys
Scott Robert Humphreys has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7932784Abstract: The present invention is a frequency and phase locked loop (FPLL) synthesizer having a frequency-locked loop (FLL) operating mode and a phase-locked loop (PLL) operating mode. The FLL operating mode is used for rapid coarse tuning of the FPLL synthesizer and is followed by the PLL operating mode for fine tuning and stabilization of the frequency of an output signal from the FPLL synthesizer. The FPLL synthesizer includes a variable frequency oscillator, which is controlled by FLL circuitry during the FLL operating mode or by PLL circuitry during the PLL operating mode. The FLL circuitry includes frequency division circuitry for reducing the frequency of the output signal, frequency detection circuitry for measuring the frequency error of the frequency reduced output signal, and a loop filter to control the bandwidth of an FLL control loop formed by the FLL circuitry and the variable frequency oscillator.Type: GrantFiled: September 13, 2007Date of Patent: April 26, 2011Assignee: RF Micro Devices, Inc.Inventors: Stephen T. Janesch, William J. Farlow, Scott Robert Humphreys
-
Publication number: 20110038488Abstract: A wireless musical instrument network (400, 500) may comprise one or more wireless link modules (100, 200, 300). In some embodiments a first wireless link module may be adapted to receive a first input audio signal and transmit a first wireless signal having a modulation component based on the first input audio signal. A second wireless link module may be adapted to receive the first wireless signal and a second input audio signal. The second wireless link module may be further adapted to demodulate the first wireless signal to provide a first received audio signal, and combine the first received audio signal and the second input audio signal to provide a combined audio signal.Type: ApplicationFiled: August 5, 2010Publication date: February 17, 2011Inventor: Scott Robert Humphreys
-
Patent number: 7746178Abstract: The present invention relates to a digital offset phase-locked loop (DOPLL), which may have advantages of size, simplicity, performance, design portability, or any combination thereof, compared to analog-based phase-locked loops (PLLs). The DOPLL may include a digital controlled oscillator (DCO), which provides a controllable frequency output signal based on a digital control signal, a radio frequency (RF) mixer circuit, which provides a reduced-frequency feedback signal based on the controllable frequency output signal without reducing loop gain, a time-to-digital converter (TDC), which provides a digital feedback signal that is a time representation of the reduced-frequency feedback signal, and digital PLL circuitry, which provides the digital control signal based on the digital feedback signal and a digital setpoint signal.Type: GrantFiled: December 22, 2008Date of Patent: June 29, 2010Assignee: RF Micro Devices, Inc.Inventors: Scott Robert Humphreys, Stephen T. Janesch
-
Patent number: 7626462Abstract: A fractional-N based Automatic Frequency Control (AFC) system for a mobile terminal is provided. In general, automatic frequency control is implemented in a frequency synthesizer to correct or compensate for a frequency error of an associated reference oscillator. The frequency synthesizer includes a first fractional-N phase-locked loop (FN-PLL) generating a baseband clock signal used by a baseband processor of the mobile terminal, a second FN-PLL generating a receiver local oscillator signal used by a receiver of the mobile terminal to downconvert a received radio frequency signal to a desired frequency, and a translational PLL generating a transmitter local oscillator signal used by a transmitter of the mobile terminal to provide a radio frequency transmit signal. The automatic frequency control is performed by applying a digital correction value, which is preferably multiplicative, to fractional-N dividers of the first and second FN-PLLs.Type: GrantFiled: May 2, 2006Date of Patent: December 1, 2009Assignee: RF Micro Devices, Inc.Inventors: Alexander Wayne Hietala, Ryan Lee Bunch, Scott Robert Humphreys, Barry Travis Hunt, Jr., Stephen T. Janesch
-
Patent number: 7474878Abstract: A polar transmitter that is configurable as either a closed loop polar transmitter or an open loop polar transmitter is provided. In general, the polar transmitter is configured as an open loop polar transmitter when operating at an output power level less than a predetermined threshold and as a closed loop polar transmitter when operating at an output power greater than the predetermined threshold.Type: GrantFiled: March 2, 2005Date of Patent: January 6, 2009Assignee: RF Micro Devices, Inc.Inventors: Alexander Wayne Hietala, Niels Jorgen Jensen, Scott Robert Humphreys
-
Patent number: 7449960Abstract: A linearization system is provided for a Fractional-N Offset Phase Locked Loop (FN-OPLL) in a frequency or phase modulation system. In general, the linearization system processes a modulation signal to provide a linearized modulation signal to a fractional-N divider in a reference path of the FN-OPLL such that a frequency or phase modulation component at the output of the FN-OPLL is substantially linear with respect to the modulation signal.Type: GrantFiled: May 2, 2006Date of Patent: November 11, 2008Assignee: RF Micro Devices, Inc.Inventors: Ryan Lee Bunch, Alexander Wayne Hietala, Scott Robert Humphreys
-
Patent number: 7412215Abstract: A system and method are provided for switching from one phase-locked loop feedback source to another in a radio frequency (RF) transmitter. The RF transmitter includes a phase-locked loop (PLL) that provides a phase-modulated RF input signal and power amplifier circuitry that amplifies the RF input signal to provide an RF output signal. The PLL includes switching circuitry that couples a feedback path of the PLL to an output of the PLL for open loop operation and couples the feedback path of the PLL to an output of the power amplifier circuitry for closed loop operation. Prior to switching the feedback path from the output of the PLL to the output of the power amplifier circuitry, time alignment circuitry operates to time-align feedback signals from the outputs of the PLL and the power amplifier circuitry such that switching from open loop operation to closed loop operation causes minimal phase disturbance.Type: GrantFiled: June 3, 2005Date of Patent: August 12, 2008Assignee: RF Micro Devices, Inc.Inventors: Alexander Wayne Hietala, Jeffery Peter Ortiz, Scott Robert Humphreys
-
Patent number: 7288999Abstract: A system providing a phase or frequency modulated signal is provided. In general, the system includes a phase locked loop (PLL) having a fractional-N divider in a reference path of the PLL operating to divide a reference frequency based on a pre-distorted modulation signal. Pre-distortion circuitry operates to provide the pre-distorted modulation signal by pre-distorting a modulation signal such that a convolution, or cascade, of the pre-distortion and a transfer function of the PLL results in a substantially flat frequency response for a range of modulation rates greater than a bandwidth of the PLL.Type: GrantFiled: February 6, 2006Date of Patent: October 30, 2007Assignee: RF Micro Devices, Inc.Inventors: Alexander Wayne Hietala, Ryan Lee Bunch, Scott Robert Humphreys, Barry Travis Hunt, Jr.
-
Patent number: 7098754Abstract: A fractional-N offset phase locked loop (FN-OPLL) is provided. The FN-OPLL includes a fractional divider, a phase detector, a loop filter, a voltage controlled oscillator (VCO), and feedback circuitry. Combiner circuitry combines an initial fractional divide value and a modulation signal to provide a combined fractional divide value. Based on the combined fractional divide value, the fractional-N divider divides a reference frequency and provides a divided reference frequency to the phase detector. The phase detector compares a phase of the divided reference frequency to a phase of a feedback signal to provide a comparison signal. The comparison signal is filtered by the loop filter to provide a control signal to the VCO, where the control signal controls a frequency of an output signal of the VCO. The output signal is processed by the feedback circuitry to provide the feedback signal to the phase detector.Type: GrantFiled: January 31, 2005Date of Patent: August 29, 2006Assignee: RF Micro Devices, Inc.Inventors: Scott Robert Humphreys, Ryan Lee Bunch, Barry Travis Hunt, Jr., Alexander Wayne Hietala
-
Patent number: 6891414Abstract: The present invention provides a system for adjusting a selectable capacitance of a variable capacitance array to compensate for voltage non-linearity of the variable capacitance array. In general, the system includes the variable capacitance array and a calibration circuit. The calibration circuit operates to determine a voltage across the variable capacitance array and to generate a capacitance selection signal based on the voltage across the variable capacitance array and a known capacitance versus voltage characteristic of the variable capacitance array.Type: GrantFiled: March 5, 2004Date of Patent: May 10, 2005Assignee: RF Micro Devices, Inc.Inventors: Ryan Lee Bunch, Scott Robert Humphreys, Barry Travis Hunt, Jr., Paul Gerard Martyniuk, Christopher Truong Ngo
-
Patent number: 6838951Abstract: The present invention provides circuitry for maintaining the desired phase noise across the tuning range of a frequency synthesizer by compensating the voltage controlled oscillator (VCO) bias current according to various tuning parameters available within the frequency synthesizer, thereby reducing overall current drain and inductor quality factor requirements. In general, the present invention includes a VCO bias circuit capable of controlling the VCO bias current in response to a control signal provided by additional circuitry based on the operating frequency of the frequency synthesizer. Further, the VCO bias current changes in response to changing the operating frequency of the frequency synthesizer.Type: GrantFiled: June 3, 2003Date of Patent: January 4, 2005Assignee: RF Micro Devices, Inc.Inventors: Ralph Christopher Nieri, Scott Robert Humphreys, Tracy Hall
-
Patent number: 6779010Abstract: A fractional sequence generator for use in a F-N synthesizer includes a multi-accumulator structure providing a plurality of carry-out signals for application to an adder through a recombination network to generate an output fractional sequence, S, having an average value given by avg(S)=C/D, where C/D is the desired fractional part of the divisor, and denominator, D, is programmable. Illustratively, contents of a n-bit accumulator in each accumulator is augmented by a function of the programmable denominator value upon a carry-out of the associated n-bit adder in that accumulator.Type: GrantFiled: June 12, 2001Date of Patent: August 17, 2004Assignee: RF Micro Devices, Inc.Inventors: Scott Robert Humphreys, Alex Wayne Hietala
-
Patent number: 6731145Abstract: The invention provides an apparatus and method for calibrating both the pole/zero locations and the gain of a charge pump phase-locked loop's (PLL's) frequency response with one calibration operation. In one embodiment, the calibration is performed using a bandgap voltage reference and a stable frequency reference in order to measure a slew rate (I/C), defined as a current-to-capacitance ratio, and then adjusting the RC time constant (tRC) by adjusting the capacitance value. The adjustment setting is used in the loop filter capacitors, thereby calibrating the pole and zero locations of the PLL, which depend on the RC product. The charge pump reference current is proportional to the ratio of the bandgap voltage to the resistor value. When the capacitance is adjusted, the slew rate is calibrated as well, wherein the slew rate represents a portion of the loop gain of the PLL.Type: GrantFiled: April 8, 2003Date of Patent: May 4, 2004Assignee: RF Micro Devices, Inc.Inventors: Scott Robert Humphreys, Barry Travis Hunt, Jr.
-
Patent number: 6724265Abstract: A system is provided for compensating for tuning gain variations in a phase lock loop. Compensation is performed by a calibration system that estimates the tuning gain of the oscillator and then adjusts the charge pump current value by a ratio of the nominal tuning gain to the measured tun gain. The tuning gain measurement is performed by measuring the change in the voltage controlled oscillator's tuning control voltage when the phase lock loop is locked to two different frequencies, which are separated by a fixed, predetermined amount. The two frequencies may be above or below the final output frequency of the VCO, or the second frequency may be the final frequency in order to reduce calibration time and settling time.Type: GrantFiled: June 14, 2002Date of Patent: April 20, 2004Assignee: RF Micro Devices, Inc.Inventor: Scott Robert Humphreys
-
Patent number: 6710664Abstract: The present invention provides an efficient coarse tuning process for fractional-N synthesizers. In general, a divided reference signal and a divided controllable oscillator (CO) signal from the phase lock loop (PLL) of a synthesizer are each further divided by a common factor M to provide an average reference signal and an average CO signal, respectively. Averaging the divided CO signal reduces jitter caused by fractional-N division of the CO signal. The frequencies of the average CO signal and the average reference signal are compared and the result is used to select an appropriate tuning curve for operating the CO.Type: GrantFiled: April 22, 2002Date of Patent: March 23, 2004Assignee: RF Micro Devices, Inc.Inventors: Scott Robert Humphreys, Ralph Christopher Nieri
-
Patent number: 6693468Abstract: A fractional sequence generator having a plurality of cascaded accumulators whose carry-outs-upon-overflow are provided over a plurality of recombination paths and selective delays to an adder, the pattern of selective delays being modified by the addition of delay elements in all recombination paths except the last to reduce the number of quantization error terms in the transfer function of the sequence generator. Illustrative embodiments may have any number (greater than one) of accumulators and recombination paths, while continuing to exhibit desired simplified frequency response characteristics.Type: GrantFiled: June 12, 2001Date of Patent: February 17, 2004Assignee: RF Micro Devices, Inc.Inventors: Scott Robert Humphreys, Alex Wayne Hietala
-
Publication number: 20030231068Abstract: The present invention provides for compensating for tuning gain variations in a phase lock loop. Compensation is performed by a calibration system that estimates the tuning gain of the oscillator and then adjusts the charge pump current value by a ratio of the nominal tuning gain to the measured tuning gain. The tuning gain measurement is performed by measuring the change in the voltage controlled oscillator's tuning control voltage when the phase lock loop is locked to two different frequencies, which are separated by a fixed, predetermined amount. The two frequencies may be above or below the final output frequency of the VCO, or the second frequency may be the final frequency in order to reduce calibration time and settling time.Type: ApplicationFiled: June 14, 2002Publication date: December 18, 2003Inventor: Scott Robert Humphreys
-
Publication number: 20030197564Abstract: The present invention provides an efficient coarse tuning process for fractional-N synthesizers. In general, a divided reference signal and a divided controllable oscillator (CO) signal from the phase lock loop (PLL) of a synthesizer are each further divided by a common factor M to provide an average reference signal and an average CO signal, respectively. Averaging the divided CO signal reduces jitter caused by fractional-N division of the CO signal. The frequencies of the average CO signal and the average reference signal are compared and the result is used to select an appropriate tuning curve for operating the CO.Type: ApplicationFiled: April 22, 2002Publication date: October 23, 2003Inventors: Scott Robert Humphreys, Ralph Christopher Nieri
-
Publication number: 20020198912Abstract: A fractional sequence generator for use in a F-N synthesizer includes a multi-accumulator structure providing a plurality of carry-out signals for application to an adder through a recombination network to generate an output fractional sequence, S, having an average value given by avg(S)=C/D, where C/D is the desired fractional part of the divisor, and denominator, D, is programmable. Illustratively, contents of a n-bit accumulator in each accumulator is augmented by a function of the programmable denominator value upon a carry-out of the associated n-bit adder in that accumulator.Type: ApplicationFiled: June 12, 2001Publication date: December 26, 2002Inventors: Scott Robert Humphreys, Alex Wayne Hietala
-
Publication number: 20020186055Abstract: A fractional sequence generator having a plurality of cascaded accumulators whose carry-outs-upon-overflow are provided over a plurality of recombination paths and selective delays to an adder, the pattern of selective delays being modified by the addition of delay elements in all recombination paths except the last to reduce the number of quantization error terms in the transfer function of the sequence generator. Illustrative embodiments may have any number (greater than one) of accumulators and recombination paths, while continuing to exhibit desired simplified frequency response characteristics.Type: ApplicationFiled: June 12, 2001Publication date: December 12, 2002Inventors: Scott Robert Humphreys, Alex Wayne Hietala