Patents by Inventor Seog-heon Ham

Seog-heon Ham has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8625014
    Abstract: An amplifier is provided. The amplifier includes a differential amplifier including a tail, a current mirror connected between output terminals of the differential amplifier and a power line receiving a supply voltage, and a first switching circuit for connecting and disconnecting one of the output terminals of the differential amplifier to and from the tail in response to a first switching signal.
    Type: Grant
    Filed: March 29, 2011
    Date of Patent: January 7, 2014
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Kwi Sung Yoo, Seog Heon Ham, Dong Hun Lee, Min Ho Kwon, Wun-Ki Jung
  • Patent number: 8605176
    Abstract: Example embodiments are directed to an analog-to-digital converter (ADC) that controls a gain by changing a system parameter, an image sensor including the ADC and a method of operating the ADC. The ADC includes a sigma-delta modulator which receives an input signal and a clock signal and sigma-delta modulates the input signal into a digital output signal based on the clock signal and an accumulation unit which accumulates the digital output signal at each cycle of the clock signal according to an analog-to-digital conversion time and outputs an accumulation result. A system parameter is varied during the analog-to-digital conversion time to control a gain of the ADC.
    Type: Grant
    Filed: September 10, 2010
    Date of Patent: December 10, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Wun-Ki Jung, Seog Heon Ham, Dong Hun Lee, Kwi Sung Yoo, Min Ho Kwon
  • Publication number: 20130321694
    Abstract: Image sensors include an array of image sensor pixels therein. This array of image sensor pixels includes a first focus detection pixel and at least a first color pixel. A switching network is provided, which is electrically coupled to the array. This switching network may be configured to generate a first mixed image signal by electronically mixing a focus detection signal generated by the first focus detection pixel with at least one color pixel signal generated by the at least a first color pixel. The first focus detection pixel can be a color-blind pixel, which may include a light-blocking shield mask therein.
    Type: Application
    Filed: March 14, 2013
    Publication date: December 5, 2013
    Applicant: Samsung Electronics Co., Ltd.
    Inventors: Jin Hun Shin, Ji Min Cheon, Dong Hun Lee, Hyeok Jong Lee, Jin Ho Seo, Woo Seok Choi, Seog Heon Ham
  • Patent number: 8593319
    Abstract: An image sensor includes a delta-sigma analog-to-digital converter (ADC) including a delta-sigma modulator (DSM) and a voltage adjusting circuit. The DSM is configured to perform delta-sigma modulation on an analog signal from a unit pixel. The delta-sigma ADC is configured to convert the analog signal to a digital signal. The voltage adjusting circuit includes a replica inverter having a same configuration as at least one inverter included in the DSM. The voltage adjusting circuit is configured to adjust a power supply voltage and an input voltage provided to the at least one inverter based on a current flowing in the replica inverter.
    Type: Grant
    Filed: September 12, 2012
    Date of Patent: November 26, 2013
    Assignees: Samsung Electronics Co., Ltd., Industry-Academic Cooperation Foundation, Yonsei University
    Inventors: Min-Ho Kwon, Seog-Heon Ham, Jeong-Jin Roh, Jae-Jin Yeo, Yong-Suk Choi, Gun-Hee Han
  • Publication number: 20130270420
    Abstract: A correlated double sampling (CDS) circuit included in an image sensor includes a sampling unit and a timing controlled band-limitation (TCBL) unit. The sampling unit is configured to generate an output signal by performing a CDS operation with respect to a reset component of an input signal and an image component of the input signal based on a ramp signal, the input signal being provided from a pixel array included in the image sensor. The TCBL unit is connected to the sampling unit, and is configured to remove noise from the output signal based on a timing control signal. The timing control signal is activated during a first comparison duration, in which a first comparison operation is performed with respect to the ramp signal and the reset component of the input signal, and during a second comparison duration, in which a second comparison operation is performed with respect to the ramp signal and the image component of the input signal.
    Type: Application
    Filed: February 27, 2013
    Publication date: October 17, 2013
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Yu-Jin PARK, Kyo-Jin CHOO, Ji-Hun SHIN, Ji-Min CHEON, Jin-Ho SEO, Seog-Heon HAM
  • Publication number: 20130228672
    Abstract: A line memory device includes a plurality of memory cells, a data line pair, a sense amplifier and an output unit. The plurality of memory cells are disposed adjacent to each other in a line. The data line pair is coupled to the memory cells to sequentially transfer memory data bits stored in the memory cells to the sense amplifier. The sense amplifier is configured to amplify the memory data bits that are sequentially transferred through the data line pair by corresponding delay times which are different from each other. The output unit samples an output of the sense amplifier to sequentially output retimed data bits of the memory data bits in response to a read clock signal. The read clock signal has a cyclic period which is less than a maximum delay time among the delay times.
    Type: Application
    Filed: February 4, 2013
    Publication date: September 5, 2013
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: WUN-KI JUNG, MIN-HO KWON, KWI-SUNG YOO, WON-HO CHOI, DONG-HUN LEE, SEOG-HEON HAM
  • Patent number: 8514306
    Abstract: A correlated double sampling (CDS) circuit is provided. The CDS circuit is configured to perform a CDS on a reset signal and an image signal during a CDS phase respectively. The CDS circuit includes a sampling circuit configured to output a difference between a correlated double sampled reset signal and a correlated double sampled image signal, and a feedback unit configured to feedback the difference output from the sampling circuit during a PGA phase to an input of the sampling circuit.
    Type: Grant
    Filed: July 7, 2010
    Date of Patent: August 20, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Wun-Ki Jung, Seog Heon Ham, Dong Hun Lee, Kwi Sung Yoo, Min Ho Kwon
  • Publication number: 20130162857
    Abstract: An image sensor includes a delta-sigma analog-to-digital converter (ADC) including a delta-sigma modulator (DSM) and a voltage adjusting circuit. The DSM is configured to perform delta-sigma modulation on an analog signal from a unit pixel. The delta-sigma ADC is configured to convert the analog signal to a digital signal. The voltage adjusting circuit includes a replica inverter having a same configuration as at least one inverter included in the DSM. The voltage adjusting circuit is configured to adjust a power supply voltage and an input voltage provided to the at least one inverter based on a current flowing in the replica inverter.
    Type: Application
    Filed: September 12, 2012
    Publication date: June 27, 2013
    Applicants: Industry-Academic Cooperation Foundation, Yonsei University, SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Min-Ho KWON, Seog-Heon HAM, Jeong-Jin ROH, Jae-Jin YEO, Yong-Suk CHOI, Gun-Hee HAN
  • Publication number: 20130134520
    Abstract: Provided are a semiconductor device including a high voltage transistor and a low voltage transistor and a method of manufacturing the same. The semiconductor device includes a semiconductor substrate including a high voltage region and a low voltage region; a high voltage transistor formed in the high voltage region and including a first active region, a first source/drain region, a first gate insulating layer, and a first gate electrode; and a low voltage transistor formed in the low voltage region and including a second active region, a second source/drain region, a second gate insulating layer, and a second gate electrode. The second source/drain region has a smaller thickness than a thickness of the first source/drain region.
    Type: Application
    Filed: September 12, 2012
    Publication date: May 30, 2013
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Shigenobu Maeda, Hyun-pil Noh, Choong-ho Lee, Seog-heon Ham
  • Patent number: 8432471
    Abstract: A CMOS image sensor includes a photodiode, a switch configured to transfer a signal sensed by the photodiode to a sensing node, and a comparator electrically and directly connected to the sensing node and configured to compare the sensed signal of the sensing node and a ramp signal. Reset offset of the comparator is maintained at a constant offset voltage level during an initialization mode.
    Type: Grant
    Filed: July 1, 2010
    Date of Patent: April 30, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Seung hyun Lim, Jeong hwan Lee, Kun hee Cho, Gun Hee Han, Kwi Sung Yoo, Seog heon Ham
  • Patent number: 8416311
    Abstract: In one embodiment, the ADC includes a modulator configured to generate a symbol sequence, an operand generator configured to generate operands, and a selector configured to selectively output at least one of (1) a reference value and (2) at least one of the operands based on the symbol sequence. The ADC further includes an accumulator configured to accumulate output from the selector.
    Type: Grant
    Filed: February 22, 2010
    Date of Patent: April 9, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Kwi Sung Yoo, Seog Heon Ham, Dong Hun Lee, Min Ho Kwon, Wun-Ki Jung
  • Patent number: 8379127
    Abstract: Provided are a pixel sensor array and a complementary metal-oxide semiconductor (CMOS) image sensor including the same. The pixel sensor array includes a photoelectric transformation element configured to generate electric charges in response to incident light. A signal transmitting circuit is configured to output the electric charges accumulated in the photoelectric transformation element to a first node based on a first control signal, change an electric potential of the first node to an electric potential of a second signal line based on a second control signal, and output a signal sensed in the first node to a first signal line based on a third control signal. A switch element is configured to connect a supply power terminal to the second signal line based on a fourth control signal. A comparator connected to the first signal line and the second signal line and configured to compare a voltage of the signal and a voltage of a reference signal.
    Type: Grant
    Filed: November 5, 2009
    Date of Patent: February 19, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Wun-ki Jung, Seog-heon Ham, Dong-hun Lee, Kwi-sung Yoo, Min-ho Kwon
  • Patent number: 8300116
    Abstract: A two-path sigma-delta analog-to-digital converter and an image sensor including the same are provided. The two-path sigma-delta analog-to-digital converter includes at least one integrator configured to integrate a first integrator input signal during a second half cycle of a clock signal and integrate a second integrator input signal during a first half cycle of the clock signal by using a single operational amplifier; a quantizer configured to quantize integrated signals from the at least one integrator and output a first digital signal and a second digital signal; and a feedback loop configured to feed back the first and second digital signals to an input of the at least one integrator. A first analog signal and a second analog signal respectively input from two input paths are respectively converted to the first and second digital signals using the single operational amplifier, thereby increasing power efficiency and reducing an area.
    Type: Grant
    Filed: February 4, 2010
    Date of Patent: October 30, 2012
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Min Ho Kwon, Seog Heon Ham, Dong Hun Lee, Kwi Sung Yoo, Wun-Ki Jung
  • Patent number: 8248284
    Abstract: An analog-digital converter (ADC) includes a correlated double sampling (CDS) circuit configured to perform CDS on each of a reset signal and an image signal output from a pixel to generate a correlated double sampled reset signal and a correlated double sampled image signal, respectively. A delta sigma (??) ADC, also included in the ADC, is configured to output a difference between a first digital code that is generated by performing ?? analog-digital conversion on the correlated double sampled reset signal and a second digital code that is generated by performing ?? analog-digital conversion on the correlated double sampled image signal.
    Type: Grant
    Filed: May 20, 2010
    Date of Patent: August 21, 2012
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Wun-Ki Jung, Seog Heon Ham, Dong Hun Lee, Kwi Sung Yoo, Min Ho Kwon
  • Patent number: 8233068
    Abstract: An image sensor includes an analog-to-digital converter (ADC) and a decimation filter. The decimation filter includes a first digital data generator and a second digital data generator. The first digital data generator is configured to integrate sigma-delta modulated M-bit pixel data and output N-bit pixel data based on an integration result. The second digital data generator is configured to integrate the N-bit pixel data, generate P-bit pixel data based on an integration result, and output the P-bit pixel data as decimated data.
    Type: Grant
    Filed: May 15, 2009
    Date of Patent: July 31, 2012
    Assignees: Samsung Electronics Co., Ltd., Industry-Academic Cooperation Foundation, Yonsei University
    Inventors: Youngcheol Chae, In Hee Lee, Jimin Cheon, Gunhee Han, Seog Heon Ham
  • Patent number: 8203477
    Abstract: In one embodiment, an analog-to-digital converter (ADC) includes a comparator and a supply circuit. The comparator is configured to compare an input signal to a reference signal. The supply circuit is configured to supply the reference signal. The supply circuit is configured to provide different circuit configurations for supplying the reference signal during different stages of analog-to-digital conversion such that the reference signal is scaled in substantially a same manner during at least two of the stages.
    Type: Grant
    Filed: April 19, 2010
    Date of Patent: June 19, 2012
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Jeonghwan Lee, Gunhee Han, Kwi Sung Yoo, Seog Heon Ham
  • Publication number: 20120140089
    Abstract: An image sensor includes a reference voltage generation unit that generates a reference voltage that alternately decreases and increases at a constant rate in an operation mode of the image sensor to convert analog signals of detected incident light to a digital value using the reference voltage to determine an intensity of the incident light with high sensitivity and high signal-to-noise ratio.
    Type: Application
    Filed: December 6, 2011
    Publication date: June 7, 2012
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Kyoung-Min KOH, Seog-Heon Ham, Yong Lim
  • Publication number: 20120138775
    Abstract: A data sampler and a photo detecting apparatus compensate a reference signal with offset information measured from a unit pixel, and compare an offset-compensated reference signal with a data signal, thereby minimizing the impact of an offset occurring with an increase of gain in the data sampler.
    Type: Application
    Filed: November 30, 2011
    Publication date: June 7, 2012
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Jin Min Cheon, Dong Hun Lee, Young Kyun Jeong, Yun Jung Kim, Seog Heon Ham, Jin Ho Seo, Shuichi Shimokawa
  • Publication number: 20120133808
    Abstract: A CDS circuit is provided. The CDS circuit includes a signal compressor which compresses each of a pixel signal and a ramp signal using capacitive dividing and outputs a compressed pixel signal and a compressed ramp signal, and a comparator which compares the compressed pixel signal with the compressed ramp signal and outputs a comparative signal corresponding to a comparison result.
    Type: Application
    Filed: September 21, 2011
    Publication date: May 31, 2012
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Yu Jin PARK, Jin Ho SEO, Seog Heon HAM, Kwang Hyun LEE, Han Yang
  • Publication number: 20120097840
    Abstract: An analog-to-digital converter (ADC) within an image sensor includes a comparator comparing a ramp signal with an image signal, and a counter generating a count result in response to the comparison by counting a clock during a counting interval. The ADC determines whether a first counting interval for the counter is less than a reference interval, and if the first counting interval is less than the reference interval the counting interval is a first counting interval, else the counting interval is a second counting interval.
    Type: Application
    Filed: October 19, 2011
    Publication date: April 26, 2012
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Jin Woo Kim, Seog Heon Ham, Kyung-Min Kim, Yong Lim