Patents by Inventor Sergey Sofer
Sergey Sofer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220201603Abstract: Various aspects provide a radiohead circuit and a communication device including the radiohead circuit. In an example, the radiohead circuit includes an antenna interface, a radio frequency front end configured to receive a channel scan information including an information related to a target communication channel to be scanned from a communication device processor, perform an energy scan for detecting an activity of the target communication channel based on the channel scan information, generate an activity information including an information as to whether there is the activity on the target communication channel, and provide the activity information to a communication interface; the communication interface configured to couple the processor to a radiohead circuit-external processor external to the radiohead circuit.Type: ApplicationFiled: September 13, 2021Publication date: June 23, 2022Inventors: Ofir KLEIN, Leor ROM, Eran SEGEV, Eran AMIR, Ofir DEGANI, Nevo IDAN, Chen KOJOKARO, Ronen KRONFELD, Sergey SOFER, Shahar WOLF
-
Patent number: 10746795Abstract: There is provided an integrated circuit comprising at least one logic path, comprising a plurality of sequential logic elements operably coupled into a scan chain to form at least one scan chain under test, at least one IR drop sensor operably coupled to the integrated circuit power supply, operable to output a first logic state when a sensed supply voltage is below a first predefined value and to output a second logic state when the sensed supply voltage is above the first predefined value, at least one memory buffer operably coupled to a scan test data load-in input and a scan test data output of the at least one scan chain under test, and control logic operable to gate logic activity including the scan shift operation inside the integrated circuit for a single cycle when the at least one IR drop sensor outputs the first logic state and to allow normal scan test flow when the at least one IR drop sensor outputs the second logic state.Type: GrantFiled: October 30, 2012Date of Patent: August 18, 2020Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 10334431Abstract: Described herein are architectures, platforms and methods for offloading process or application from a near field communication (NFC) master device for proxy delegation to a proxy NFC device.Type: GrantFiled: December 23, 2014Date of Patent: June 25, 2019Assignee: Intel CorporationInventors: Oleg Pogorelik, Shahar Porat, Gennady Goltman, Sergey Sofer, Alex Nayshtut, Avishay Sharaga, Miguel Ballesteros
-
Patent number: 10102329Abstract: A method and apparatus of validating a test pattern for at-speed testing of at least one integrated circuit, IC, design. The method comprises calculating at least one weighted rise activity, WRA, value for at least one region of the IC design based at least partly on rising gate transitions within the at least one region of the IC design when the test pattern is applied thereto, calculating at least one weighted fall activity, WFA, value for the at least one region of the IC design based at least partly on fall gate transitions within the at least one region of the IC design when the test pattern is applied thereto, and validating the test pattern based at least partly on the WRA value and the WFA value.Type: GrantFiled: December 13, 2013Date of Patent: October 16, 2018Assignee: NXP USA, INC.Inventors: Yoav Miller, Asher Berkovitz, Sergey Sofer
-
Patent number: 10033435Abstract: Some demonstrative embodiments include apparatuses, systems and/or methods of detecting an activity of a wireless communication device. For example, a Near Field Communication (NFC) device may include a transmitter to transmit information to a polling device by modulating a carrier signal emitted by the polling device; a sensor to sense a plurality of sensed modulation levels of the carrier signal; and a controller to detect an activity of an other NFC device based on the sensed modulation levels.Type: GrantFiled: June 26, 2014Date of Patent: July 24, 2018Assignee: INTEL IP CORPORATIONInventors: Shahar Wolf, Sergey Sofer
-
Patent number: 9977849Abstract: A method and apparatus for calculating delay timing values for at least a part of an integrated circuit design. The method comprises applying a first Negative/Positive Bias Temperature Instability compensation margin to delay values for elements within the at least part of the IC design, identifying at least one lower-rate switching element within the at least part of the IC design, and applying at least one further, increased N/PBTI compensation margin to the delay value(s) for the at least one identified lower-rate switching element.Type: GrantFiled: January 9, 2013Date of Patent: May 22, 2018Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 9917581Abstract: An electronic device comprising a first power switch connectable or connected between a first voltage source and a load is proposed. The first power switch assumes a conductive state in response to a power-on request and a non-conductive state in response to a power-off request, for energizing and deenergizing the load, so that a voltage across the first power switch tends to a positive high level when the first power switch is in the non-conductive state and to a positive low level when the first power switch is in the conductive state. The device further comprises a second power switch connectable or connected between a second voltage source and the load. The second power switch assumes a conductive state in response to the power-on request and a non-conductive state when the voltage across the first power switch is below a defined switch-off threshold lower than the high level. The second voltage source thus assists the first voltage source in powering up the load.Type: GrantFiled: May 29, 2012Date of Patent: March 13, 2018Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Eyal Melamed-Kohen, Michael Priel
-
Patent number: 9903916Abstract: A method generates scan patterns for testing an electronic device called DUT having a scan path. A scan tester is arranged for executing a scan shift mode and a capture mode. A scan test interface has a clock control unit for stretching a shift cycle of the scan clock in dependence of a scan clock pattern. The method determines at least one power shift cycle which is expected to cause a voltage drop of a supply voltage exceeding a predetermined threshold during respective shift cycles of the scan shift mode, and generates, in addition to the scan pattern, a scan clock pattern indicative of stretching the power shift cycle. Advantageously, a relatively high scan shift frequency may be used while avoiding detrimental effects of said voltage drop by extending the respective power shift cycle, whereby test time and yield loss are reduced.Type: GrantFiled: September 27, 2012Date of Patent: February 27, 2018Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 9842066Abstract: An integrated circuit for bias stress condition removal comprising at least one input/output (IO) buffer driver circuit comprising at least one input signal is described. A primary buffer driver stage receives the at least one input signal and providing an output signal in a first time period; and a secondary buffer driver stage receives the at least one input signal and providing an output signal in a second time period. The primary buffer driver stage and the secondary buffer driver stage cooperate and an operational mode of the primary buffer driver stage and an operational mode of the secondary buffer driver stage is varied to produce a varying output signal.Type: GrantFiled: May 31, 2012Date of Patent: December 12, 2017Assignee: NXP USA, Inc.Inventors: Michael Priel, Dan Kuzmin, Sergey Sofer
-
Patent number: 9841977Abstract: The invention relates to a method of designing a processor core arrangement which comprises a first processor core for operation at a first operation frequency and having an associated first leakage and a second processor core for operation at a second operation frequency lower than the first operation frequency and having an associated second leakage lower than the associated first leakage. The processor core arrangement is capable of switching from the first processor core to the second processor core and vice versa.Type: GrantFiled: November 22, 2012Date of Patent: December 12, 2017Assignee: NXP USA, Inc.Inventors: Anton Rozen, Michael Priel, Leonid Smolyansky, Sergey Sofer
-
Patent number: 9766651Abstract: The present invention provides a clock source for an integrated circuit, comprising a primary oscillator adapted to generate a primary clock signal based on a reference control signal, at least one secondary oscillator each secondary oscillator being adapted to generate a secondary clock signal based on the reference control signal, wherein for each secondary oscillator a frequency correction unit is provided and adapted to adjust the reference control signal for the associated secondary oscillator based on the primary clock signal and the secondary clock signal of the associated secondary oscillator such that the clock frequency of the secondary clock signal of the associated secondary oscillator essentially equals the clock frequency of the primary clock signal. The present invention furthermore provides a method for providing a clock signal, and an integrated circuit.Type: GrantFiled: January 8, 2013Date of Patent: September 19, 2017Assignee: NXP USA, Inc.Inventors: Michael Priel, Dan Kuzmin, Sergey Sofer
-
Patent number: 9709629Abstract: The invention provides a method for launch-off-shift at-speed scan testing for at least two scan chains of an integrated circuit comprises iteratively shifting set values for functional elements of a first one of the scan chains clocked with a shift clock, iteratively shifting set values for functional elements of a second one of the scan chains clocked with the shift clock, launching an at-speed scan test clocked with a functional clock for the first one of the scan chains at a last shift cycle of the first one of the scan chains, delaying the last shift cycle for the second one of the scan chains for a predetermined time span, launching an at-speed scan test clocked with a functional clock for the second one of the scan chains at the last shift cycle of the second one of the scan chains, capturing the sample values of the functional elements of the first and second scan chains after the last shift cycle of the scan chains.Type: GrantFiled: January 8, 2013Date of Patent: July 18, 2017Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 9625526Abstract: Processing logic circuit has State Retention Power Gating logic circuit including at least two scan chains having different lengths and operable to collect state information about at least a portion of the processing logic circuit before the at least a portion of the processing logic circuit is placed from a first state into a second, different, state. The processing logic circuit includes a memory operable to store collected state information about the at least a portion of the processing logic circuit, and logic circuit operable to rearrange the collected state information data for scan chains shorter than a longest scan chain, to enable valid return of the collected state information data, for the scan chains shorter than a longest scan chain, to the at least a portion of the processing logic circuit when the at least a portion of the processing logic circuit returns to the first state.Type: GrantFiled: January 7, 2013Date of Patent: April 18, 2017Assignee: NXP USA, INC.Inventors: Michael Priel, Dan Kuzmin, Sergey Sofer
-
Patent number: 9607117Abstract: A method of calculating at least one delay timing value for at least one setup timing stage within an integrated circuit design includes applying Negative/Positive Bias Temperature Instability (N/PBTI) compensation margins to delay values for elements within the at least one setup timing stage, and calculating the at least one delay timing value for the at least one setup timing stage based at least partly on the N/PBTI compensation margins applied to the delay values. The method further includes identifying at least partially equivalent elements within the parallel timing paths of the at least one setup timing stage, and applying reduced N/PBTI compensation margins to delay values for the identified at least partially equivalent elements within parallel timing paths of the at least one setup timing stage.Type: GrantFiled: January 8, 2013Date of Patent: March 28, 2017Assignee: NXP USA, Inc.Inventors: Asher Berkovitz, Michael Priel, Sergey Sofer
-
Patent number: 9547028Abstract: An electronic device comprises one or more functional units, each functional unit being clocked by a respective clock signal. The electronic device further comprises a monitoring unit for providing a real-time estimate of an electrical current consumed by the functional units. The monitoring unit provides the real-time estimate on the basis of characteristic signals. The characteristic signals may comprise one or more of said clock signals, or one or more clock generating signals used to generate said clock signals. The electronic device may further comprise a power regulator responsive to the real-time estimate. A method of estimating in real-time an electrical current consumed by one or more functional units is also described.Type: GrantFiled: April 20, 2011Date of Patent: January 17, 2017Assignee: NXP USA, INC.Inventors: Michael Priel, Dov Tzytkin, Sergey Sofer
-
System and method for on-die voltage difference measurement on a pass device, and integrated circuit
Patent number: 9500679Abstract: A system for on-die voltage difference measurement on a pass device comprises a first voltage controlled oscillator circuit having a first voltage control input connectable to a first terminal of the pass device; a second voltage controlled oscillator circuit having a second voltage control input connectable to a second terminal of the pass device; a first counter circuit arranged to count oscillation periods of a first output signal from the first voltage controlled oscillator circuit and to provide a stop signal when a predefined number of the oscillation periods of the first output signal is counted; and a second counter circuit arranged to count oscillation periods of a second output signal from the second voltage controlled oscillator circuit and to stop counting depending on the stop signal.Type: GrantFiled: July 19, 2012Date of Patent: November 22, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Michael Priel, Leonid Fleshel, Sergey Sofer -
Patent number: 9503088Abstract: The invention provides a method for recovering NBTI/PBTI related parameter degradation in MOSFET devices. The method includes operating the at least one MOSFET device in a standby mode, exiting the at least one MOSFET device from the standby mode, holding the at least one MOSFET device in an active state for a predetermined time span after exiting the standby mode, and operating the at least one MOSFET device in an operational mode after the predetermined time span has elapsed.Type: GrantFiled: January 10, 2013Date of Patent: November 22, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Sergey Sofer, Michael Priel, Noam Sivan
-
Publication number: 20160314240Abstract: A method and apparatus of validating a test pattern for at-speed testing of at least one integrated circuit, IC, design. The method comprises calculating at least one weighted rise activity, WRA, value for at least one region of the IC design based at least partly on rising gate transitions within the at least one region of the IC design when the test pattern is applied thereto, calculating at least one weighted fall activity, WFA, value for the at least one region of the IC design based at least partly on fall gate transitions within the at least one region of the IC design when the test pattern is applied thereto, and validating the test pattern based at least partly on the WRA value and the WFA value.Type: ApplicationFiled: December 13, 2013Publication date: October 27, 2016Inventors: YOAV MILLER, ASHER BERKOVITZ, SERGEY SOFER
-
Patent number: 9472246Abstract: An integrated circuit includes an input/output “I/O” cell arranged to drive an output signal and an activity analysis unit arranged to generate an activity factor based on the output signal. The activity factor represents a switching activity intensity of the I/O cell. The switching activity intensity is associated with an ageing effect of the I/O cell. The circuit further includes a calibration unit arranged to generate a switching pattern signal based on the generated activity factor and an I/O calibration cell arranged to be driven by the switching pattern signal, wherein the switching pattern signal emulates the ageing effect of the I/O cell.Type: GrantFiled: November 7, 2012Date of Patent: October 18, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Michael Priel, Dan Kuzmin, Sergey Sofer
-
Patent number: 9438236Abstract: An input/output (IO) driver circuit is described. The IO buffer driver circuit comprises: at least one input for receiving an input signal and at least one output for providing at least one output signal; and a plurality of switches arranged to provide a variable voltage level between a low voltage value and a high voltage value to the at least one output. The at least one first switch of the plurality of switches is arranged to initiate a voltage change to an intermediate voltage level between the low voltage value and the high voltage value in a first time period. The at least one second switch of the plurality of switches is arranged to continue the voltage change to the low voltage value or the high voltage value in a second time period.Type: GrantFiled: July 6, 2012Date of Patent: September 6, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Michael Priel, Dan Kuzmin, Sergey Sofer