Patents by Inventor Seung Tak Ryu
Seung Tak Ryu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190173480Abstract: An electronic circuit includes a reference ADC and a plurality of sub-ADCs. The reference ADC converts an input signal to reference data in response to a reference clock. The plurality of sub-ADCs may respectively convert the input signal to a plurality of output data, in response respectively to the plurality of conversion clocks providing different timings. Based on a difference between the reference data and each of the plurality of output data and output data corresponding to the difference among the plurality of output data, a timing of a conversion clock associated with the output data corresponding to the difference among the plurality of conversion clocks is adjusted.Type: ApplicationFiled: November 19, 2018Publication date: June 6, 2019Applicant: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Seung-Tak RYU, Yiju ROH
-
Publication number: 20180183441Abstract: A frequency divider is provided. Some embodiments of the present disclosure provide a CMOS logic-based high speed differential divider that is capable of acquiring a desired output swing voltage even at low supply voltages and is robust to clock skew and clock feedthrough, featuring low power consumption.Type: ApplicationFiled: January 13, 2017Publication date: June 28, 2018Applicant: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Seung Tak RYU, Si Nai KIM
-
Publication number: 20160118115Abstract: A multi-level memory device may include a most significant bit (MSB) determination circuit configured to determine a plurality of MSBs by comparing a cell current flowing through a memory cell with a predetermined reference current, a current/voltage conversion circuit configured to convert a copied cell current obtained by copying the cell current into a cell voltage, a charging time determination circuit configured to determine a charging time during which the copied cell current is converted into the cell voltage and output a charging end signal, and a least significant bit (LSB) determination circuit configured to determine a plurality of LSBs according to the cell voltage and the charging end signal.Type: ApplicationFiled: June 22, 2015Publication date: April 28, 2016Inventors: Seung Tak RYU, Ji Wook KWON, Dong Hwan JIN
-
Patent number: 9318195Abstract: A multi-level memory device may include a most significant bit (MSB) determination circuit configured to determine a plurality of MSBs by comparing a cell current flowing through a memory cell with a predetermined reference current, a current/voltage conversion circuit configured to convert a copied cell current obtained by copying the cell current into a cell voltage, a charging time determination circuit configured to determine a charging time during which the copied cell current is converted into the cell voltage and output a charging end signal, and a least significant bit (LSB) determination circuit configured to determine a plurality of LSBs according to the cell voltage and the charging end signal.Type: GrantFiled: June 22, 2015Date of Patent: April 19, 2016Assignees: SK HYNIX INC., KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Seung Tak Ryu, Ji Wook Kwon, Dong Hwan Jin
-
Patent number: 9159411Abstract: A multi-level memory apparatus includes two or more current paths configured to pass currents having different levels, a memory cell selectively coupled to the two or more current paths, and a cell current copy unit configured to copy a cell current flowing through the memory cell.Type: GrantFiled: July 3, 2013Date of Patent: October 13, 2015Assignees: SK Hynix Inc., Korea Advanced Institute of Science and TechnologyInventors: Chul Hyun Park, Seung Tak Ryu, Ji Wook Kwon, Dong Hwan Jin
-
Publication number: 20140354655Abstract: This disclosure provides circuits and methods for reducing sub-threshold leakage currents discharging floating nodes. In one aspect, feedback from a floating node is provided to a feedback transistor configured to bias other nodes such that leakage through turned-off transistors is reduced. Additionally, leakage contributing to static power consumption may also be reduced.Type: ApplicationFiled: June 4, 2013Publication date: December 4, 2014Inventors: Cheonhong Kim, John Hyunchul Hong, Seung-tak Ryu
-
Publication number: 20140010023Abstract: A multi-level memory apparatus includes two or more current paths configured to pass currents having different levels, a memory cell selectively coupled to the two or more current paths, and a cell current copy unit configured to copy a cell current flowing through the memory cell.Type: ApplicationFiled: July 3, 2013Publication date: January 9, 2014Inventors: Chul Hyun PARK, Seung Tak RYU, Ji Wook KWON, Dong Hwan JIN
-
Patent number: 8421664Abstract: An analog-to-digital converter includes: a first latch row corresponding to a first stage; a second latch row corresponding to a second stage; and a digital processor for encoding output signals of the second latch row and generating a digital signal. The first latch row includes a plurality of first latches that receive an analog input signal and reference voltages and operate in synchronization with a first clock signal, and the second latch row includes: a plurality of second latches that receive outputs signals of the plurality of first latches and operate in synchronization with a second clock signal delayed from the first reference clock; and a plurality of third latches that receive output signals of two neighboring latches of the plurality of first latches and operate in synchronization with the second clock signal by means of an interpolation technique.Type: GrantFiled: December 30, 2010Date of Patent: April 16, 2013Assignees: Korea Electronics Technology Instutitute, Korea Advanced Institute of Science and TechnologyInventors: Seung-Tak Ryu, Jong-In Kim, Ki-Jin Kim, Kwang Ho Ahn
-
Publication number: 20120267761Abstract: A capacitor is provided. The capacitor includes first and second electrode layers facing each other, a first conductive pattern disposed between the first and second electrode layers, the first conductive pattern forming a closed loop in plan view, a second conductive pattern disposed within an inner space surrounded by the closed loop of the first conductive pattern, the second conductive pattern being spaced from the first conductive pattern, and a first contact plug passing through the second conductive pattern to contact the first and second electrode layers.Type: ApplicationFiled: March 21, 2012Publication date: October 25, 2012Applicants: Korea Advanced Institute of Science and Technology, Electronics and Telecommunications Research InstituteInventors: Chang Sun Kim, Seong Hoon Choi, Jang Hyun Park, Seung-Tak Ryu, Ba-Ro-Saim Sung, Dong-Shin Jo
-
Patent number: 8274317Abstract: A phase-locked loop (PLL) circuit including a voltage-controlled oscillator (VCO) with a variable gain is provided. A phase frequency detector (PFD) detects a phase difference between a reference signal and a PLL feedback signal. A charge pump and a loop filter sequentially process an output signal of the PFD. A VCO has different gains according to a mode transition. A control voltage applied to the VCO is selected from an output signal of the loop filter and an additional control signal according to the mode transition.Type: GrantFiled: September 14, 2010Date of Patent: September 25, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Sang Hyun Cho, Hui Dong Lee, Kwi Dong Kim, Jong Kee Kwon, Seung Tak Ryu
-
Publication number: 20120105264Abstract: An analog-to-digital converter includes: a first latch row corresponding to a first stage; a second latch row corresponding to a second stage; and a digital processor for encoding output signals of the second latch row and generating a digital signal. The first latch row includes a plurality of first latches that receive an analog input signal and reference voltages and operate in synchronization with a first clock signal, and the second latch row includes: a plurality of second latches that receive outputs signals of the plurality of first latches and operate in synchronization with a second clock signal delayed from the first reference clock; and a plurality of third latches that receive output signals of two neighboring latches of the plurality of first latches and operate in synchronization with the second clock signal by means of an interpolation technique.Type: ApplicationFiled: December 30, 2010Publication date: May 3, 2012Inventors: Seung-Tak Ryu, Jong-In Kim, Ki-Jin Kim, Kwang Ho Ahn
-
Patent number: 8120518Abstract: A digital feedforward sigma-delta modulator in an analog-to-digital converter and its modulation method are disclosed. The modulator changes a feedforward path from an analog domain to a digital domain and processes it. The modulator integrates an analog input by using a plurality of integrators, weights them, quantizes them by using a plurality of quantizers in a digital domain to output digital signals, and then adds up the thusly outputted digital signals by using a digital adder. In case of a continuous time digital feedforward sigma-delta modulator (SDM), a digital signal outputted from the digital adder is weighted and then immediately inputted to the digital adder in the digital domain so as to be subtracted, allowing for digital feedforwarding. Because the feedforward signal is processed in the digital domain, the area occupied by an analog circuit and power consumption can be reduced.Type: GrantFiled: June 14, 2010Date of Patent: February 21, 2012Assignee: Koren Advanced Institute of Science and TechnologyInventors: Yeong-Shin Jang, Sang-Gug Lee, Seung-Tak Ryu
-
Publication number: 20110304491Abstract: A digital feedforward sigma-delta modulator in an analog-to-digital converter and its modulation method are disclosed. The modulator changes a feedforward path from an analog domain to a digital domain and processes it. The modulator integrates an analog input by using a plurality of integrators, weights them, quantizes them by using a plurality of quantizers in a digital domain to output digital signals, and then adds up the thusly outputted digital signals by using a digital adder. In case of a continuous time digital feedforward sigma-delta modulator (SDM), a digital signal outputted from the digital adder is weighted and then immediately inputted to the digital adder in the digital domain so as to be subtracted, allowing for digital feedforwarding. Because the feedforward signal is processed in the digital domain, the area occupied by an analog circuit and power consumption can be reduced.Type: ApplicationFiled: June 14, 2010Publication date: December 15, 2011Applicant: Korea Advanced Institute of Science and TechnologyInventors: Yeong-Shin Jang, Sang-Gug Lee, Seung-Tak Ryu
-
Patent number: 7986253Abstract: An apparatus for digital error correction in a successive approximation (SAR) analog to digital converter (ADC) includes a binary weighted digital to analog converter (DAC) which can be virtually divided into multiple sub-DACs for redundancy insertion; and a comparator configured to compare the analog input with a DAC level corresponding to digital. The apparatus further includes a register and control logic unit configured to control a switching operation for DAC and to add output codes obtained from sub-DACs to output the added code as a final A/D converted code.Type: GrantFiled: October 29, 2009Date of Patent: July 26, 2011Assignee: Korea Advanced Institute of Science and TechnologyInventors: Sang-Hyun Cho, Seung-Tak Ryu, Barosaim Sung
-
Publication number: 20110148485Abstract: A phase-locked loop (PLL) circuit including a voltage-controlled oscillator (VCO) with a variable gain is provided. A phase frequency detector (PFD) detects a phase difference between a reference signal and a PLL feedback signal. A charge pump and a loop filter sequentially process an output signal of the PFD. A VCO has different gains according to a mode transition. A control voltage applied to the VCO is selected from an output signal of the loop filter and an additional control signal according to the mode transition.Type: ApplicationFiled: September 14, 2010Publication date: June 23, 2011Applicant: Electronics and Telecommunications Research InstituteInventors: Sang Hyun CHO, Hui Dong Lee, Kwi Dong Kim, Jong Kee Kwon, Seung Tak Ryu
-
Publication number: 20100109924Abstract: An apparatus for digital error correction in a successive approximation (SAR) analog to digital converter (ADC) includes a binary weighted digital to analog converter (DAC) which can be virtually divided into multiple sub-DACs for redundancy insertion; and a comparator configured to compare the analog input with a DAC level corresponding to digital. The apparatus further includes a register and control logic unit configured to control a switching operation for DAC and to add output codes obtained from sub-DACs to output the added code as a final A/D converted code.Type: ApplicationFiled: October 29, 2009Publication date: May 6, 2010Applicant: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Sang-Hyun Cho, Seung-Tak Ryu, Barosaim Sung
-
Patent number: 7567193Abstract: An electronic circuit includes a digital-to-analog converter (DAC), and an active integrator. The DAC converts a digital output of the electronic circuit to an analog signal and feeds back the analog signal. The active integrator includes an operational amplifier having a first input terminal that receives a summed signal of an input signal and the fed back analog signal, and a second input terminal that receives a reference voltage. The DAC includes a coupling capacitor, first switches, at least one current source, second switches, and a third switch.Type: GrantFiled: November 6, 2007Date of Patent: July 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-Tak Ryu
-
Patent number: 7515086Abstract: A pipelined analog-to-digital converter (ADC) has a multistage structure, and the pipelined ADC includes a plurality of stages that form the multistage structure. Each of the stages includes a sample-and-hold (S/H) circuit, a flash ADC, and a digital-to-analog converter (DAC). The S/H circuit converts an analog input signal to a digital signal. The flash ADC detects a digital bit corresponding to the analog input signal. The DAC converts the digital signal to an analog signal, and amplifies a residue signal, which is a difference between the input analog signal and the converted analog signal, that is provided as an analog input signal of the next stage.Type: GrantFiled: July 18, 2007Date of Patent: April 7, 2009Assignee: Samsung Electronics Co., LtdInventor: Seung-Tak Ryu
-
Publication number: 20080055141Abstract: An electronic circuit includes a digital-to-analog converter (DAC), and an active integrator. The DAC converts a digital output of the electronic circuit to an analog signal and feeds back the analog signal. The active integrator includes an operational amplifier having a first input terminal that receives a summed signal of an input signal and the fed back analog signal, and a second input terminal that receives a reference voltage. The DAC includes a coupling capacitor, first switches, at least one current source, second switches, and a third switch.Type: ApplicationFiled: November 6, 2007Publication date: March 6, 2008Inventor: Seung -Tak Ryu
-
Publication number: 20080018514Abstract: A pipelined analog-to-digital converter (ADC) has a multistage structure, and the pipelined ADC includes a plurality of stages that form the multistage structure. Each of the stages includes a sample-and-hold (S/H) circuit, a flash ADC, and a digital-to-analog converter (DAC). The S/H circuit converts an analog input signal to a digital signal. The flash ADC detects a digital bit corresponding to the analog input signal. The DAC converts the digital signal to an analog signal, and amplifies a residue signal, which is a difference between the input analog signal and the converted analog signal, that is provided as an analog input signal of the next stage.Type: ApplicationFiled: July 18, 2007Publication date: January 24, 2008Applicant: Samsung Electronics Co., Ltd.Inventor: Seung-Tak Ryu