Patents by Inventor Sheng-Yu Peng
Sheng-Yu Peng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9298653Abstract: A serial-parallel interface circuit with nonvolatile memories is provided. A control module generates a plurality of control signals, wherein the control signals include readout and write-in control signals and memory programming control signals. An input terminal receives a plurality of digital data from external. The digital data are transmitted to the input terminal serially. Memory modules are coupled to the input terminal and receive the control signals from the control module. The input terminal transmits the digital data to the memory modules. One of the memory modules includes a memory unit, and the memory unit stores or transmits one bit of the digital data based on a high voltage control signal and a memory control signal. A plurality of output signal lines are respectively coupled to the memory modules. The memory unit transmits the one bit of the digital data to one of the output signal lines.Type: GrantFiled: January 29, 2014Date of Patent: March 29, 2016Assignee: NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Sheng-Yu Peng, Chi-An Lai, Chiang-Hsi Lee, Tzu-Yun Wang
-
Publication number: 20150200648Abstract: An operational transconductance amplifier includes a fully-differential amplifying circuit, a bias driving circuit, and a common mode feedback circuit. The fully-differential amplifying circuit is configured for receiving a differential input voltage and providing a differential output voltage. The fully-differential amplifying circuit includes a plurality of diffusor-differential-pair circuits. The bias driving circuit is configured for providing at least one first bias current to drive the fully-differential amplifying circuit and adjust the transconductance of the transconductance amplifier. The common mode feedback circuit is configured for stabilizing the differential output voltage. An operational transconductance amplifier-capacitor (OTA-C) filter and a high order filter are disclosed herein as well.Type: ApplicationFiled: August 7, 2014Publication date: July 16, 2015Inventors: Sheng-Yu PENG, Hung-Yu SHIH, Min-Rui LAI, Chiang-His LEE, Tzu-Yun WANG
-
Publication number: 20150200635Abstract: An operational transconductance amplifier includes a cascode differential-pair amplifying circuit, a bias driving circuit, and a common mode feedback circuit. The cascode differential-pair amplifying circuit is configured for receiving a differential input voltage and for providing a differential output voltage. The bias driving circuit is configured for providing a first bias current to drive the cascode differential-pair amplifying circuit and for adjusting the transconductance of the transconductance amplifier. The bias driving circuit includes a first floating-gate transistor. The first floating-gate transistor is configured for adjusting the first bias current. The common mode feedback circuit is configured for adjusting a second bias current of the cascode differential-pair amplifying circuit according to the differential output voltage so that the differential output voltage is stabilized.Type: ApplicationFiled: July 1, 2014Publication date: July 16, 2015Inventors: Tzu-Yun WANG, Min-Rui LAI, Sheng-Yu PENG
-
Publication number: 20150092899Abstract: A signal receiver may comprise circuitry for applying multi-level sampling to an input signal, using a plurality of sampling rates that comprises at least two different sampling rates, and circuitry for processing one or more outputs of the multi-level sampling. The processing may comprises sampling at a sampling rate that is different than each of the plurality of sampling rates used during the multi-level sampling and applying analog-to-digital conversion. At least one of the sampling rates used during the multi-level sampling and/or the sampling rate used during the processing may be set based on configuring of one or more clock signals used during the multi-level sampling and/or during the processing. At least one of the one or more clock signals may be configured based on reduction of frequency of a corresponding base clock signal.Type: ApplicationFiled: December 8, 2014Publication date: April 2, 2015Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Publication number: 20150042358Abstract: A dielectric constant measurement circuit includes a dielectric constant sensor, an oscillator controlling circuit, a waveform converting circuit, and a counting readout circuit. The oscillator controlling circuit generates an oscillation waveform according to the response of the dielectric constant sensor to a dielectric material. The waveform converting circuit converts the oscillation waveform into frequency division square waves. The counting readout circuit includes a switching counter, a switching circuit, a reference current source, and a current integrator.Type: ApplicationFiled: December 9, 2013Publication date: February 12, 2015Applicants: NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY, NATIONAL TAIWAN UNIVERSITYInventors: Chii-Wann LIN, Sheng-Yu PENG, Bo-Shen CHEN, Jhih-Hong LIN
-
Publication number: 20150039802Abstract: A serial-parallel interface circuit with nonvolatile memories is provided. A control module generates a plurality of control signals, wherein the control signals include readout and write-in control signals and memory programming control signals. An input terminal receives a plurality of digital data from external. The digital data are transmitted to the input terminal serially. Memory modules are coupled to the input terminal and receive the control signals from the control module. The input terminal transmits the digital data to the memory modules. One of the memory modules includes a memory unit, and the memory unit stores or transmits one bit of the digital data based on a high voltage control signal and a memory control signal. A plurality of output signal lines are respectively coupled to the memory modules. The memory unit transmits the one bit of the digital data to one of the output signal lines.Type: ApplicationFiled: January 29, 2014Publication date: February 5, 2015Applicant: National Taiwan University of Science and TechnologyInventors: Sheng-Yu PENG, Chi-An LAI, Chiang-Hsi LEE, Tzu-Yun WANG
-
Patent number: 8934590Abstract: A signal receiver may comprise a first sampling circuitry that is operable to sample in a first level at a particular main sampling rate; a second sampling circuitry that is operable to sample in a second level, an output of the first sampling circuitry, at a second sampling rate that is reduced compared to the main sampling rate; a third sampling circuitry that is operable to sample in a third level, one or more outputs of the second sampling circuitry, at a third sampling rate that is reduced compared to the second sampling rate; and an analog-to-digital conversion (ADC) circuitry for applying analog-to-digital conversion to one or more outputs of the third sampling circuitry.Type: GrantFiled: December 16, 2013Date of Patent: January 13, 2015Assignee: MaxLinear, Inc.Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Publication number: 20140105339Abstract: A signal receiver may comprise a first sampling circuitry that is operable to sample in a first level at a particular main sampling rate; a second sampling circuitry that is operable to sample in a second level, an output of the first sampling circuitry, at a second sampling rate that is reduced compared to the main sampling rate; a third sampling circuitry that is operable to sample in a third level, one or more outputs of the second sampling circuitry, at a third sampling rate that is reduced compared to the second sampling rate; and an analog-to-digital conversion (ADC) circuitry for applying analog-to-digital conversion to one or more outputs of the third sampling circuitry.Type: ApplicationFiled: December 16, 2013Publication date: April 17, 2014Applicant: MaxLinear, Inc.Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Patent number: 8688763Abstract: The present invention describes systems and methods to provide programmable analog classifiers. An exemplary embodiment of the present invention provides an analog classifier circuit comprising a bump circuit enabled to store a template vector, wherein the template vector can model a probability distribution with exponential behavior. Furthermore, the bump circuit is enabled to generate an output corresponding to a comparison between an input vector received by the bump circuit and the template vector stored by the bump circuit. Additionally, the analog classifier circuit includes a variable gain amplifier in communication with the bump circuit, and the variable gain amplifier can be adjusted to modify the variance of the template vector.Type: GrantFiled: September 30, 2008Date of Patent: April 1, 2014Assignee: Georgia Tech Research CorporationInventors: Sheng-Yu Peng, Paul E. Halser
-
Patent number: 8611483Abstract: A radio frequency (RF) receiver may comprise a first sampling module that is operable to sample in a first level at a particular main sampling rate; a plurality of second-level sampling modules, wherein each of the plurality of second-level sampling modules is operable to sample in a second level, an output of the first level, at a second sampling rate that is reduced compared to the main sampling rate; and a plurality of third-level modules, each comprising a plurality of third-stage sampling sub-modules that are operable to sample at a third sampling rate that is reduced compared to the second sampling rate, and a plurality of corresponding analog-to-digital conversion (ADC) sub-modules.Type: GrantFiled: May 31, 2012Date of Patent: December 17, 2013Assignee: MaxLinear, Inc.Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Patent number: 8515093Abstract: A system includes a plurality of inputs each configured to receive a filtered version of a source signal. The system extracts the energy information from each input signal and compares the energy information of a plurality of input signals. Alternatively, the system extracts energy information from a signal that is the difference of two input signals. Based on the energy information, the system determines at least one parameter that may be changed in at least one circuit in a plurality of circuits to minimize the differences in energy of the input signals or to minimize the energy of the difference signal. Parameters may include for example amplification, delay, and corner frequency values. The set of circuits may include microphone interface circuits. Merely by way of example, a system with microphone interface circuits may be included in a hearing enhancement device or in a hands-free earpiece.Type: GrantFiled: October 7, 2010Date of Patent: August 20, 2013Assignee: National Acquisition Sub, Inc.Inventors: Sanjay M. Bhandari, Paul D. Smith, Jiang (Jennifer) Yu, Sheng-Yu Peng, Priscilla E. Escobar-Bowser
-
Publication number: 20120309337Abstract: A radio frequency (RF) receiver may comprise a first sampling module that is operable to sample in a first level at a particular main sampling rate; a plurality of second-level sampling modules, wherein each of the plurality of second-level sampling modules is operable to sample in a second level, an output of the first level, at a second sampling rate that is reduced compared to the main sampling rate; and a plurality of third-level modules, each comprising a plurality of third-stage sampling sub-modules that are operable to sample at a third sampling rate that is reduced compared to the second sampling rate, and a plurality of corresponding analog-to-digital conversion (ADC) sub-modules.Type: ApplicationFiled: May 31, 2012Publication date: December 6, 2012Inventors: Jianyu Zhu, Sheng-Yu Peng, Rodney Chandler, Pawan Tiwari, Rahul Bhatia, Eric Fogleman
-
Publication number: 20110085686Abstract: A system includes a plurality of inputs each configured to receive a filtered version of a source signal. The system extracts the energy information from each input signal and compares the energy information of a plurality of input signals. Alternatively, the system extracts energy information from a signal that is the difference of two input signals. Based on the energy information, the system determines at least one parameter that may be changed in at least one circuit in a plurality of circuits to minimize the differences in energy of the input signals or to minimize the energy of the difference signal. Parameters may include for example amplification, delay, and corner frequency values. The set of circuits may include microphone interface circuits. Merely by way of example, a system with microphone interface circuits may be included in a hearing enhancement device or in a hands-free earpiece.Type: ApplicationFiled: October 7, 2010Publication date: April 14, 2011Inventors: Sanjay M. Bhandari, Paul D. Smith, Jiang (Jennifer) Yu, Sheng-Yu Peng, Priscilla E. Escobar-Bowser
-
Publication number: 20100079188Abstract: The present invention describes systems and methods to provide programmable analog classifiers. An exemplary embodiment of the present invention provides an analog classifier circuit comprising a bump circuit enabled to store a template vector, wherein the template vector can model a probability distribution with exponential behavior. Furthermore, the bump circuit is enabled to generate an output corresponding to a comparison between an input vector received by the bump circuit and the template vector stored by the bump circuit. Additionally, the analog classifier circuit includes a variable gain amplifier in communication with the bump circuit, and the variable gain amplifier can be adjusted to modify the variance of the template vector.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: Georgia Tech Research CorporationInventors: Sheng-Yu Peng, Paul E. Halser
-
Patent number: 7339384Abstract: The present invention relates to systems and methods for sensing capacitance change of a capacitive sensor and for optimizing a capacitive sensing circuit. In an exemplary embodiment, a capacitive sensor may be coupled to an amplifier at floating node. A programming circuit is connected to the floating node for controlling a charge on the floating node. A method of controlling the charge of the floating node is also provided. The method includes applying a first predetermined voltage to a source of a programming transistor, applying a second predetermined voltage to a floating gate of the programming transistor, and applying a third predetermined voltage to a drain of the programming transistor until a charge on the floating gate of the programming transistor reaches a predetermined value. The charge on the floating gate of the programming transistor drives the charge on the floating node to the predetermined value, and thus is controlled.Type: GrantFiled: June 2, 2006Date of Patent: March 4, 2008Assignee: Georgia Tech Research CorporationInventors: Sheng-Yu Peng, Paul E. Hasler
-
Publication number: 20060273805Abstract: The present invention relates to systems and methods for sensing capacitance change of a capacitive sensor and for optimizing a capacitive sensing circuit. In an exemplary embodiment, a capacitive sensor may be coupled to an amplifier at floating node. A programming circuit is connected to the floating node for controlling a charge on the floating node. A method of controlling the charge of the floating node is also provided. The method includes applying a first predetermined voltage to a source of a programming transistor, applying a second predetermined voltage to a floating gate of the programming transistor, and applying a third predetermined voltage to a drain of the programming transistor until a charge on the floating gate of the programming transistor reaches a predetermined value. The charge on the floating gate of the programming transistor drives the charge on the floating node to the predetermined value, and thus is controlled.Type: ApplicationFiled: June 2, 2006Publication date: December 7, 2006Applicant: Georgia Tech Research CorporationInventors: Sheng-Yu Peng, Paul Hasler