Patents by Inventor Shigeki Morinaga
Shigeki Morinaga has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5631858Abstract: A multiplication, division and square root extraction apparatus which calculates the solutions to addition, division and square root extraction functions by approximation using iteration has a multiplier, an adder-subtracter and a shifter of prescribed bit width connected to a bus. Iteration is conducted by inputting the output of the multiplier to the adder-subtracter or the shifter and returning the result to the input of the multiplier via the bus. A shifter and an arithmetic and logic unit connected to a second bus connected to the aforesaid bus via a switch have a greater bit width than the prescribed bit width and are used for large scale calculations, thus preventing a reduction in processing speed.Type: GrantFiled: August 12, 1993Date of Patent: May 20, 1997Assignees: Hitachi, Ltd., Hitachi Engineering Co., Ltd.Inventors: Masahisa Narita, Hisashi Kaziwara, Takeshi Asai, Shigeki Morinaga, Hiroyuki Kida, Mitsuru Watabe, Tetsuaki Nakamikawa, Shunpei Kawasaki, Junichi Tatezaki, Norio Nakagawa, Yugo Kashiwagi
-
Patent number: 5561366Abstract: The object of the present invention is to provide a small precise insulating type current sensor system.Sensing portion is composed of a magnetoresistance element, a bias conductor, and a current conductor, all of which are arranged on an insulating substrate. Resistance change of the magnetoresistance element is taken into an amplifier, and an output of the amplifier flows as a bias current to the bias conductor. When a current flows in the current conductor, the current causes a magnetic field and the resistance of the magnetoresistance element must be changed. However a feedback of the resistance change by the amplifier changes the bias current and controls the bias current for keeping the magnetic field of the magnetoresistance element at a constant. Accordingly, the insulation type current sensing with a wide range and preferable preciseness without being affected with a hysteresis of the magnetoresistance element and Barkhausen noise became possible.Type: GrantFiled: October 22, 1992Date of Patent: October 1, 1996Assignee: Hitachi, Ltd.Inventors: Tadashi Takahashi, Syooichi Kawamata, Shigeki Morinaga
-
Patent number: 5544054Abstract: An automatic control system comprises a plurality of control processors which are connected by such transmission devices as LAN, BUS and so on. Control processing load to be executed by each of the control processors are detected and each control processor executes necessary and minimum control tasks corresponding to running state information on an automobile and carries on another control tasks in the remaining time based on the detected load of each control processor so as to smooth loads of the control processors.Type: GrantFiled: October 31, 1995Date of Patent: August 6, 1996Assignee: Hitachi, Ltd.Inventors: Mitsuo Kayano, Toshimichi Minowa, Junichi Ishii, Shigeki Morinaga
-
Patent number: 5504912Abstract: The interface portion of a coprocessor is provided with a FIFO (First-In First-Out) buffer and means for accepting instructions in succession. Pipeline control of the instructions becomes possible in this way, and protocol means associated with a microprocessor is also provided.Type: GrantFiled: February 5, 1992Date of Patent: April 2, 1996Assignees: Hitachi, Ltd., Hitachi Engineering Co., Ltd.Inventors: Shigeki Morinaga, Norio Nakagawa, Mitsuru Watabe, Mamoru Ohba, Hiroyuki Kida, Hisashi Kaziwara, Takeshi Asai, Junichi Tatezaki
-
Patent number: 5490064Abstract: A control unit for vehicle is provided where an increase in a number of input/output and upgrading functions can easily be performed and, in addition to this, changing of a program in a control unit can easily be performed even when a single-chip micro-computer is used. A control unit is constructed such as to comprise an interface software memory storing an interface software program for connecting an application software program with an operating system in an internal ROM, a CPU for performing computation of the application software program and the interface software program, a RAM storing data such as the result of the computation, an I/O unit for extending the control unit, and an extending device for communicating memory data through a bus or a LAN. A single-chip micro-computer used in vehicle control can easily cope with an increase in the input/output ports or additional functions, and an application software program can continuously be used only by rewriting an interface software program.Type: GrantFiled: July 26, 1994Date of Patent: February 6, 1996Assignee: Hitachi, Ltd.Inventors: Toshimichi Minowa, Yoshiyuki Yoshida, Junichi Ishii, Shigeki Morinaga, Hiroshi Katayama, Mitsuo Kayano, Kenichiro Kurata
-
Patent number: 5481460Abstract: The present invention relates to a controller for an electric vehicle in which right and left drive wheels are respectively driven by drive motors which are individually provided. The controller for an electric vehicle comprises motors for driving right and left wheels, means for detecting rotating speeds or rotation torques of the wheels, and a facility for taking a rotation deviation between output signals from the detection means close to zero. As a result, the vehicle is always operated in safety.Type: GrantFiled: June 3, 1992Date of Patent: January 2, 1996Assignees: Hitachi, Ltd., Hitachi Automotive Engineering Co., Ltd.Inventors: Ryoso Masaki, Shigeki Morinaga, Kazuo Tahara, Hirohisa Yamamura, Kenzo Kajiwara, Hiroyuki Yamada, Nobuo Inoue, Toshio Suzuki
-
Patent number: 5432644Abstract: A motor has a stator and a rotor, the stator having cores and drive coils which generate magnetic fields for rotating the rotor. The stator also has a yoke surrounding the rotor and the rotor is positioned such that it is closer to one part of the outer periphery of the yoke than another part of the outer periphery of the yoke. Such a motor is particularly suitable for use in a disk drive unit as a spindle motor for rotating the disk. Then an actuator for moving a head may be located adjacent the part of the outer periphery of the yoke which is closest to the rotor. This permits the head to approach closely the axis of rotation of the disk without the spindle motor interferring with the movement of the head. The continuous yoke prevents magnetic flux leakage from the spindle motor interferring with the actuator. The actuator may itself have a yoke integral with the yoke of the spindle motor, and/or other components in common.Type: GrantFiled: May 26, 1994Date of Patent: July 11, 1995Assignees: Hitachi, Ltd., Japan Servo Co., Ltd.Inventors: Fumio Tajima, Hiroshi Kanazawa, Hiroshi Katayama, Kazuo Ohnishi, Tadashi Takahashi, Nobuyoshi Mutoh, Shigeki Morinaga, Nobuyoshi Tsuboi, Hideki Nihei
-
Patent number: 5418932Abstract: A pulse generating device according to the present invention is operated in accordance with a pulse control command including output time data about output pulse given from external equipment such as a CPU. The pulse control command including the output time data about the output pulses is transferred to a master memory of a contents addressable memory at an optional timing from outside. The contents of that master memory are copied to a slave memory in response to copy enable signals transmitted from a copy enable device. The copy enable signals are transmitted whenever a predetermined number synchronizing signals showing an end of the pulse period are generated from the interval timer. The contents addressable memory reads out the output control command of the output pulse from a slave memory when the timer value of the interval timer coincides with the time data of the slave memory. The output control circuit transmits output pulses which correspond to the control command read out as described above.Type: GrantFiled: February 1, 1991Date of Patent: May 23, 1995Assignee: Hitachi, Ltd.Inventors: Mitsuru Watabe, Sanshiro Obara, Rika Oue, Shigeki Morinaga
-
Patent number: 5364812Abstract: The described embodiments of the present invention provide a memory cell and method for fabricating that memory cell and memory array including the cell. The memory cell is a trench capacitor type having a transistor (1-1-2) formed on the surface of a major face of a substrate (16) and having a capacitor (2-1-2) formed in the substrate around the periphery of a trench. The capacitor and transistor are connected by a buried, heavily doped region (26) having the opposite conductivity type from the substrate. A doped storage area (24) having the same doping type as the buried doped region surrounds the trench. A field plate (30) is formed in the trench separated from the storage region by a dielectric layer (32). The field plate extends onto the isolation areas between memory cells thus providing isolation between cells using a minimum of surface area.Type: GrantFiled: July 1, 1993Date of Patent: November 15, 1994Assignee: Texas Instruments Inc.Inventors: Masaaki Yashiro, Shigeki Morinaga, Clarence W. Teng
-
Patent number: 5351027Abstract: A magnetic sensor has a elongate sensor region formed by an elongate magneto-resistive element and an overlapping elongate conductive element. The ends of the magneto-resistive element and the conductive element are connected to terminals which are arranged in an array which is spaced in a predetermined direction from the elongate sensor region. The array may be at one side or one end of the elongate sensor region, and the terminals may have a linear arrangement within the array. The two terminals connected to the magneto-resistive element are preferably adjacent, and preferably the terminals connected to the ends of the magneto-resistive element and the conductive element closer to the array are also adjacent. A common terminal may be provided. Two such sensors may form a sensor array which is particularly suitable for use in a position sensor in e.g. a torque sensor of a power steering system.Type: GrantFiled: March 17, 1992Date of Patent: September 27, 1994Assignee: Hitachi, Ltd.Inventors: Syooichi Kawamata, Tadashi Takahashi, Shigeki Morinaga
-
Patent number: 5349351Abstract: An analog-digital converting device is designed such that when an operation of converting a special analog signal into a digital signal and an operation of converting another analog signal into a digital signal are instructed concurrently, priority is given to the conversion operation of the special analog signal, The analog-digital converting device includes an analog multiplexer having a main channel and a sub channel, a sample holder, an AD converter, a conversion result register having a plurality of storage areas, and an AD control circuit for controlling the drive of the individual components according to an instruction of a CPU. When the analog signals input to the channels are converted into digital signals in sequence, priority is given to AD conversion of the analog signal input to the main channel over AD conversion of the analog signal input to the sub channel.Type: GrantFiled: September 3, 1992Date of Patent: September 20, 1994Assignee: Hitachi, Ltd.Inventors: Sanshiro Obara, Mitsuru Watabe, Rika Minami, Shigeki Morinaga
-
Patent number: 5298841Abstract: A speed control apparatus in which for sampling features of a speed fluctuation and generating a speed fluctuation correcting signal, an arithmetic operation can be simplified and can be performed by an inexpensive arithmetic and operation unit, thus requiring no expensive arithmetic operation unit. The speed control apparatus is also capable of reducing torque ripples and speed fluctuations quickly even when the load of an object to be controlled is changed.Type: GrantFiled: April 18, 1991Date of Patent: March 29, 1994Assignee: Hitachi, Ltd.Inventors: Hiroshi Katayama, Fumio Tajima, Taizo Miyazaki, Shigeki Morinaga, Nobuyoshi Mutoh, Seiichi Narushima, Yuji Sato, Toshio Nakamoto, Takashi Takahashi, Toshio Osada
-
Patent number: 5293558Abstract: A multiplication, division and square root extraction apparatus which calculates the solutions to addition, division and square root extraction functions by approximation using iteration has a multiplier, an adder-subtracter and a shifter of prescribed bit width connected to a bus. Iteration is conducted by inputting the output of the multiplier to the adder-subtracter or the shifter and returning the result to the input of the multiplier via the bus. A shifter and an arithmetic and logic unit connected to a second bus connected to the aforesaid bus via a switch have a greater bit width than the prescribed bit width and are used for large scale calculations, thus preventing a reduction in processing speed.Type: GrantFiled: July 3, 1990Date of Patent: March 8, 1994Assignees: Hitachi, Ltd, Hitachi Engineering Co., Ltd.Inventors: Masahisa Narita, Hisashi Kaziwara, Takeshi Asai, Shigeki Morinaga, Hiroyuki Kida, Mitsuru Watabe, Tetsuaki Nakamikawa, Shunpei Kawasaki, Junichi Tatezaki, Norio Nakagawa, Yugo Kashiwagi
-
Patent number: 5245232Abstract: A linear actuator for e.g. a disk drive has a fixed member and a movable member. One of those members carries at least one track of permanent magnets extending in the direction in which the movable member is to move, with adjacent permanent magnets having alternate magnetic polarity. The other member has first and second drive parts, each having at least one pair of opposing sets of teeth. The moveable member or each track passes between those teeth. Each pair of teeth is associated with a corresponding drive coil giving the teeth a magnetic polarity so that there is a magnetic alignment between a polarity of the teeth and the permanent magnets. The drive parts are arranged so that, for any given relative position of the first and second members, the magnetic alignment of the teeth of one drive part is out of phase with the magnetic alignment of the teeth of the other part.Type: GrantFiled: March 2, 1992Date of Patent: September 14, 1993Assignee: Hitachi, Ltd.Inventors: Hideki Nihei, Syooichi Kawamata, Hideaki Horie, Shigeki Morinaga, Nobuyoshi Mutoh
-
Patent number: 5218279Abstract: In an apparatus of detecting an environmental physical quantity such as magnetism and temperature by utilizing a sensitive element having an internal, electrical physical quantity which changes as the environmental physical quantity changes, an external operator element is provided which acts, when the environmental physical quantity acting on the sensitive element changes, a physical quantity corresponding to the change on the sensitive element, an electrical quantity supplied to generate in the external operator a physical quantity corresponding to the change is detected, and the environmental physical quantity is detected from the electrical quantity to provide a detection signal devoid of hysteresis and "depression".Type: GrantFiled: January 7, 1991Date of Patent: June 8, 1993Assignee: Hitachi, Ltd.Inventors: Tadashi Takahashi, Syooichi Kawamata, Shigeki Morinaga
-
Patent number: 5175479Abstract: There is provided position error computing means for sampling an error value between a position detecting signal derived from means for detecting the position of a moving body and a position command signal supplied from outside and for computing a position error value on the basis of two or more past values of said error values. There is also provided a position control apparatus in which the magnitude of a gain of a position control loop is changed according to the above described position error value. Further, there is also provided a signal reproducing apparatus or a magnetic signal reproducing apparatus using the above described position control.Type: GrantFiled: February 12, 1991Date of Patent: December 29, 1992Assignee: Hitachi, Ltd.Inventors: Fumio Tajima, Hiroshi Katayama, Taizou Miyazaki, Shigeki Morinaga, Nobuyoshi Mutoh, Seiichi Narushima
-
Patent number: 5125095Abstract: A microcomputer system has a microprocessor and a number of independent coprocessors for executing individual instructions according to instruction data sent from the microprocessor. An address bus and a data bus interconnect the coprocessors with the microprocessor. The microprocessor sends instruction data to the coprocessors via the data bus and concurrently sends coprocessor designation data to the coprocessors via the address bus. The coprocessor designated by the designation data reads and reacts to the instruction data while the other coprocessors within the system disregard the instruction data.Type: GrantFiled: March 28, 1991Date of Patent: June 23, 1992Assignees: Hitachi Microcomputer Engineering Ltd., Hitachi, Ltd., Hitachi Engineering Co., Ltd.Inventors: Takuichiro Nakazawa, Makoto Hanawa, Atsushi Hasegawa, Ikuya Kawasaki, Kazuhiko Iwasaki, Shigeki Morinaga, Hisashi Kaziwara, Takeshi Asai, Junichi Tatezaki
-
Patent number: 5089955Abstract: A counter timer device includes a plurality of registers each capable of performing any of the function of a counter/timer register, the function of a capture register and the function of a compare register, in accordance with a command from a central processing unit, and a plurality of task registers corresponding to tasks which are to be carried out by using the above registers. Each of the task registers stores a task instruction for specifying a counter/timer register and a capture/compare register which are used in a task, and for specifying the operation mode of each of the specified registers. The task registers are scanned to successively read out the task instructions, and each of the read-out task instructions controls the operation of each of registers used in a corresponding task. Thus, tasks corresponding to the task instructions are all carried out at once.Type: GrantFiled: February 26, 1990Date of Patent: February 18, 1992Assignee: Hitachi, Ltd.Inventors: Shigeki Morinaga, Mitsuru Watabe
-
Patent number: 5057887Abstract: The described embodiments of the present invention provide a memory cell and method for fabricating that memory cell and memory array including the cell. The memory cell is a trench capacitor type having a transistor (1-1-2) formed on the surface of a major face of a substrate (16) and having a capacitor (2-1-2) formed in the substrate around the periphery of a trench. The capacitor and transistor are connected by a buried, heavily doped region (26) having the opposite conductivity type from the substrate. A doped storage area (24) having the same doping type as the buried doped region surrounds the trench. A field plate (30) is formed in the trench separated from the storage region by a dielectric layer (32). The field plate extends onto the isolation areas between memory cells thus providing isolation between cells using a minimum of surface area.Type: GrantFiled: June 14, 1989Date of Patent: October 15, 1991Assignee: Texas Instruments IncorporatedInventors: Masaaki Yashiro, Shigeki Morinaga, Clarence W. Teng
-
Patent number: 5055731Abstract: An electrostatic actuator includes a stationary element and a movable element. The stationary element has a surface which faces a surface of the moving element. Both the surface of the stationary element and the surface of the moving element have electrode lines disposed thereon, including a first set of parallel electrode lines and a second set of parallel electrode lines which are perpendicular to the lines in the first set. By facing the stationary surface and the movable surface towards each other such that the electrode lines of such surfaces are aligned, the movable element can be moved along either of two perpendicular axes when a voltage is applied to the electrode lines.Type: GrantFiled: July 26, 1990Date of Patent: October 8, 1991Assignee: Hitachi, Ltd.Inventors: Hideki Nihei, Nobuyoshi Tsuboi, Hiroyuki Minemura, Hiroshi Kimura, Shigeki Morinaga