Patents by Inventor Shih-Chang Tsai
Shih-Chang Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170018500Abstract: Provided is a structure with a conductive plug including a substrate, a first dielectric layer, an etch stop layer, a second dielectric layer, a conductive plug and a liner. The substrate has a conductive region therein. The first dielectric layer, the etch stop layer and the second dielectric layer are sequentially formed on the substrate and have at least one opening therethrough. Besides, the opening has a substantially vertical sidewall. The conductive plug fills in the opening and is electrically connected to the conductive region. The liner surrounds the upper portion of the conductive plug. A method of forming a structure with a conductive plug is further provided.Type: ApplicationFiled: July 16, 2015Publication date: January 19, 2017Inventors: Ching-Hsiung Lee, Shih-Chang Tsai
-
Publication number: 20160288360Abstract: A wooden tenon press and connection machine for coupling a plurality of wooden strips includes a station and a slide deck located on the station, a plane cutting device, a sawtooth cutting device, a gluing device, a thrust device and a press device that are located on the station. The slide deck carries the wooden strips sliding so that end surfaces at two sides of the wooden strips can pass through respectively a plane cutter of the plane cutting device and a sawtooth cutter of the sawtooth cutting device to form a wooden tenon on each of the end surfaces at two sides of the wooden strips. The two wooden tenons are daubed with a glue through the gluing device, and pressed through the press device and pushed and moved through the thrust device so that corresponding tenons of the wooden strips are tightly coupled together.Type: ApplicationFiled: March 30, 2015Publication date: October 6, 2016Inventors: CHIN-LIANG TU, I-LUN TU, SHIH-CHANG TSAI
-
Publication number: 20160288363Abstract: A strip coupling tenon forming machine for cutting a plurality of strips includes a station and a movement deck located on the station, a plane cutting device and a sawteeth cutting device. The movement deck has a holding deck to hold the strips, a slide element to carry and slide and swivel the holding deck and a rotary element. The rotary element has a holding bar anchored on the station and a rotary bar to support the holding deck. The rotary bar screws into the holding bar so that while the holding deck is swiveling its elevation also is changed. Thus, end surfaces at two sides of the strips can pass through respectively a plane cutter of the cutting device and a sawteeth cutter of the sawteeth cutting device to form respectively a coupling tenon thereon that are matched in elevation.Type: ApplicationFiled: March 30, 2015Publication date: October 6, 2016Inventors: CHIN-LIANG TU, I-LUN TU, SHIH-CHANG TSAI
-
Patent number: 9337048Abstract: A method of fabricating wordlines in semiconductor memory structures is disclosed that eliminates stringers between wordlines while maintaining a stable distribution of threshold voltage. A liner is deposited before performing a wordline etch, and a partial wordline etch is then performed. Remaining portions of the liner are removed, and the wordline etch is completed to form gates having vertical or tapered profiles.Type: GrantFiled: September 23, 2014Date of Patent: May 10, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Hsiung Lee, Shih-Chang Tsai
-
Patent number: 9312357Abstract: A semiconductor device and a method for manufacturing the same. The method includes steps hereinafter. A substrate is provided with a first dielectric layer thereon. The first dielectric layer is provided with a trench. Then, a metal layer is formed to fill the trench and to cover the surface of the first dielectric layer. The metal layer is partially removed so that a remaining portion of the metal layer covers the first dielectric layer. A treatment process is performed to transform the remaining portion of the metal layer into a passivation layer on the top portion and a gate metal layer on the bottom portion. A chemical-mechanical polishing process is performed until the first dielectric layer is exposed so that a remaining portion of the passivation layer remains in the trench.Type: GrantFiled: October 16, 2014Date of Patent: April 12, 2016Assignee: United Microelectronics CorporationInventors: Shih-Chang Tsai, Tzu-Chin Tseng, Hsiao-Ting Lin, Chang-Yih Chen, Sam Lai
-
Publication number: 20160093712Abstract: A semiconductor device and a method for manufacturing the same. The method includes steps hereinafter. A substrate is provided with a first dielectric layer thereon. The first dielectric layer is provided with a trench. Then, a metal layer is formed to fill the trench and to cover the surface of the first dielectric layer. The metal layer is partially removed so that a remaining portion of the metal layer covers the first dielectric layer. A treatment process is performed to transform the remaining portion of the metal layer into a passivation layer on the top portion and a gate metal layer on the bottom portion. A chemical-mechanical polishing process is performed until the first dielectric layer is exposed so that a remaining portion of the passivation layer remains in the trench.Type: ApplicationFiled: October 16, 2014Publication date: March 31, 2016Inventors: SHIH-CHANG TSAI, TZU-CHIN TSENG, HSIAO-TING LIN, CHANG-YIH CHEN, SAM LAI
-
Publication number: 20160086806Abstract: A method of fabricating wordlines in semiconductor memory structures is disclosed that eliminates stringers between wordlines while maintaining a stable distribution of threshold voltage. A liner is deposited before performing a wordline etch, and a partial wordline etch is then performed. Remaining portions of the liner are removed, and the wordline etch is completed to form gates having vertical or tapered profiles.Type: ApplicationFiled: September 23, 2014Publication date: March 24, 2016Inventors: Ching-Hsiung Lee, Shih-Chang Tsai
-
Patent number: 8969202Abstract: A method of manufacturing a metal silicide is disclosed below. A substrate having a first region and a second region is provided. A silicon layer is formed on the substrate. A planarization process is performed to make the silicon layer having a planar surface. A part of the silicon layer is removed to form a plurality of first gates on the first region and to form a plurality of second gates on the second region. The height of the first gates is greater than the height of the second gates, and top surfaces of the first gates and the second gates have the same height level. A dielectric layer covering the first gates and the second gates is formed and exposes the top surfaces of the first gates and the second gates. A metal silicide is formed on the top surfaces of the first gates and the second gates.Type: GrantFiled: February 7, 2014Date of Patent: March 3, 2015Assignee: Macronix International Co., Ltd.Inventors: Yen-Hao Shih, Ying-Tso Chen, Shih-Chang Tsai, Chun-Fu Chen
-
Publication number: 20140154881Abstract: A method of manufacturing a metal silicide is disclosed below. A substrate having a first region and a second region is provided. A silicon layer is formed on the substrate. A planarization process is performed to make the silicon layer having a planar surface. A part of the silicon layer is removed to form a plurality of first gates on the first region and to form a plurality of second gates on the second region. The height of the first gates is greater than the height of the second gates, and top surfaces of the first gates and the second gates have the same height level. A dielectric layer covering the first gates and the second gates is formed and exposes the top surfaces of the first gates and the second gates. A metal silicide is formed on the top surfaces of the first gates and the second gates.Type: ApplicationFiled: February 7, 2014Publication date: June 5, 2014Applicant: Macronix International Co., Ltd.Inventors: Yen-Hao Shih, Ying-Tso Chen, Shih-Chang Tsai, Chun-Fu Chen
-
Patent number: 8735969Abstract: A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a stacked structure, a plurality of first conductive blocks, a plurality of first conductive layers, a plurality of second conductive layers, and a plurality of conductive damascene structures. The stacked structure, comprising a plurality of conductive strips and a plurality of insulating strips, is formed on a substrate, and the conductive strips and the insulating strips are interlaced. The first conductive blocks are formed on the stacked structure. The first conductive layers and the second conductive layers are formed on two sidewalls of the stacked structure, respectively. The conductive damascene structures are formed on two sides of the stacked structure, wherein each of the first conductive blocks is electrically connected to each of the conductive damascene structures via each of the first conductive strips and each of the second conductive strips.Type: GrantFiled: November 7, 2012Date of Patent: May 27, 2014Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, Yen-Hao Shih, Shih-Chang Tsai
-
Publication number: 20140124945Abstract: A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a stacked structure, a plurality of first conductive blocks, a plurality of first conductive layers, a plurality of second conductive layers, and a plurality of conductive damascene structures. The stacked structure, comprising a plurality of conductive strips and a plurality of insulating strips, is formed on a substrate, and the conductive strips and the insulating strips are interlaced. The first conductive blocks are formed on the stacked structure. The first conductive layers and the second conductive layers are formed on two sidewalls of the stacked structure, respectively. The conductive damascene structures are formed on two sides of the stacked structure, wherein each of the first conductive blocks is electrically connected to each of the conductive damascene structures via each of the first conductive strips and each of the second conductive strips.Type: ApplicationFiled: November 7, 2012Publication date: May 8, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Yen-Hao Shih, Shih-Chang Tsai
-
Patent number: 8674410Abstract: A method of manufacturing a metal silicide is disclosed below. A substrate having a first region and a second region is proviced. A silicon layer is formed on the substrate. A planarization process is performed to make the silicon layer having a planar surface. A part of the silicon layer is removed to form a plurality of first gates on the first region and to form a plurality of second gates on the second region. The height of the first gates is greater than the height of the second gates, and top surfaces of the first gates and the second gates have the same height level. A dielectric layer covering the first gates and the second gates is formed and exposes the top surfaces of the first gates and the second gates. A metal silicide is formed on the top surfaces of the first gates and the second gates.Type: GrantFiled: March 7, 2012Date of Patent: March 18, 2014Assignee: Macronix International Co., Ltd.Inventors: Yen-Hao Shih, Ying-Tso Chen, Shih-Chang Tsai, Chun-Fu Chen
-
Publication number: 20130234210Abstract: A method of manufacturing a metal silicide is disclosed below. A substrate having a first region and a second region is proviced. A silicon layer is formed on the substrate. A planarization process is performed to make the silicon layer having a planar surface. A part of the silicon layer is removed to form a plurality of first gates on the first region and to form a plurality of second gates on the second region. The height of the first gates is greater than the height of the second gates, and top surfaces of the first gates and the second gates have the same height level. A dielectric layer covering the first gates and the second gates is formed and exposes the top surfaces of the first gates and the second gates. A metal silicide is formed on the top surfaces of the first gates and the second gates.Type: ApplicationFiled: March 7, 2012Publication date: September 12, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yen-Hao Shih, Ying-Tso Chen, Shih-Chang Tsai, Chun-Fu Chen
-
Patent number: 7939451Abstract: A method for fabricating a patter is provided as followed. First, a material layer is provided, whereon a patterned hard mask layer is formed. A spacer is deposited on the sidewalls of the patterned hard mask layer. Then, the patterned hard mask layer is removed, and an opening is formed between the adjacent spacers. Afterwards, a portion of the material layer is removed to form a patterned material layer by using the spacer as mask.Type: GrantFiled: June 7, 2007Date of Patent: May 10, 2011Assignee: Macronix International Co., Ltd.Inventors: Shih-Chang Tsai, Chun-Hung Lee, Ming-Cheng Deng, Ta-Hung Yang
-
Publication number: 20100209675Abstract: The invention is directed to a method for patterning a material layer. The method comprises steps of providing a material layer having a first hard mask layer and a second hard mask layer successively formed thereon and then patterning the second hard mask layer. Thereafter, an etching process is performed to pattern the first hard mask layer by using the patterned second hard mask layer as a mask, and the etching process is performed with a power of about 1000 W. Next, the material layer is patterned by using the patterned first hard mask layer as a mask.Type: ApplicationFiled: February 17, 2009Publication date: August 19, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Chung Chen, Hsin-Fang Su, Shih-Chang Tsai
-
Publication number: 20080305635Abstract: A method for fabricating a patter is provided as followed. First, a material layer is provided, whereon a patterned hard mask layer is formed. A spacer is deposited on the sidewalls of the patterned hard mask layer. Then, the patterned hard mask layer is removed, and an opening is formed between the adjacent spacers. Afterwards, a portion of the material layer is removed to form a patterned material layer by using the spacer as mask.Type: ApplicationFiled: June 7, 2007Publication date: December 11, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Chang Tsai, Chun-Hung Lee, Ming-Cheng Deng, Ta-Hung Yang
-
Publication number: 20080286884Abstract: A method for in-situ repairing plasma damage, suitable for a substrate, is provided. A component is formed on the substrate. The formation steps of the component include a main etching process containing plasma. The method involves performing a soft plasma etching process in the apparatus of the main etching process containing plasma to remove a portion of the substrate. The soft plasma etching process is less than 30% of the power used in the main etching process.Type: ApplicationFiled: May 18, 2007Publication date: November 20, 2008Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Fang Su, Shih-Chang Tsai, Chun-Hung Lee
-
Patent number: 7160794Abstract: A method for manufacturing a non-volatile memory. The method comprises steps of forming a first dielectric layer on a substrate and forming a dummy gate layer on the first dielectric layer. Further, the dummy gate layer is defined to form a plurality of dummy gates and a doped region is formed in the substrate by using the dummy gates as a mask. A second dielectric layer is formed on a portion of the first dielectric layer corresponding to the location of the doped region and the dummy gates are removed to expose a portion of the first dielectric layer. A conductive layer is formed over the substrate to cover the second dielectric layer and the first dielectric layer.Type: GrantFiled: August 26, 2005Date of Patent: January 9, 2007Assignee: Macronix International Co., Ltd.Inventors: Ming-Hsiang Hsueh, Shih-Chang Tsai
-
Patent number: 7104927Abstract: A riding device includes a bottom base and an intermediate base pivotally positioned on the bottom base and having its front and rear end respectively and pivotally provided with two front and two rear swing arms. A seat plate positioned over the intermediate base has four corners with a connecting lug connected with the upper ends of the swing arms. A transmission unit fixed on the intermediate base has a motor for driving a first, a second and a third gear to rotate synchronously. A crank is secured on the shaft of the second gear. A pull rod is connected with the bottom base and also with the shaft of the third gear. The riding device of this invention can swing back and forth, swing up and down and swing left and right obliquely.Type: GrantFiled: October 26, 2004Date of Patent: September 12, 2006Assignee: Tonic Fitness Technology, Inc.Inventor: Shih-Chang Tsai
-
Patent number: 7044893Abstract: A walk simulating machine includes two pedal connect rods, a horizontal rod, two side connect rods consisting of an upper and a lower connect rod, and a stop member in front of each upper connect rod. The lower connect rods sway together with the pedal connect rods. The upper and the lower connect rods sway straight if the upper connect rods not stopped by the stop member; the lower connect rods solely sway if the upper connect rods stopped. So the walking orbit of the pedals may have different centers in the two different conditions. The front end portion of the walking orbit bends up, letting the heels land on the ground first for a user to stand stably. Further, a slope adjuster is provided to adjust the angle of the stop members relative to the upper connect rods for making three modes of exercise.Type: GrantFiled: April 12, 2004Date of Patent: May 16, 2006Assignee: Tonic Fitness Technology, Inc.Inventor: Shih-Chang Tsai