Patents by Inventor Shih-Ping Lee
Shih-Ping Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11367727Abstract: Provided is a memory structure including first and second transistors, an isolation structure, a conductive layer and a capacitor. Each of the first and second transistors includes a gate disposed on the substrate and source/drain regions disposed in the substrate. The isolation structure is disposed in the substrate between the first and second transistors. The conductive layer is disposed above the first and second transistors and includes a circuit portion electrically connected to the first and second transistors and a dummy portion located above the isolation structure. The capacitor is disposed between the first and second transistors. The capacitor includes a body portion and first and second extension portions. The first and second extension portions extend from the body portion to the source/drain regions of the first and the second transistors, respectively. The first and second extension portions are disposed between the circuit portion and the dummy portion, respectively.Type: GrantFiled: October 21, 2020Date of Patent: June 21, 2022Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Shyng-Yeuan Che, Hsiao-Pei Lin, Po-Yi Wu, Kuo-Fang Huang
-
Publication number: 20220139825Abstract: A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a substrate, a semiconductor device, an interconnect structure, a capacitor, and a plurality of pads. The semiconductor device is disposed at the substrate. The interconnect structure is disposed on the substrate and electrically connected to the semiconductor device. The capacitor is disposed on the interconnect structure and electrically connected to the interconnect structure. The capacitor includes a first electrode, a second electrode covering a top surface and a sidewall of the first electrode, and an insulating layer disposed between the first electrode and the second electrode. The plurality of pads are disposed on the interconnect structure and electrically connected to the interconnect structure, wherein at least one of the plurality of pads is electrically connected to the capacitor.Type: ApplicationFiled: January 11, 2022Publication date: May 5, 2022Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Hsiao-Pei Lin, Shih-Ping Lee, Cheng-Zuo Han
-
Publication number: 20220130725Abstract: A method of manufacturing a through silicon via (TSV) is provided in the present invention, including steps of forming a TSV sacrificial structure in a substrate, wherein the TSV sacrificial structure contacts a metal interconnect on the front side of the substrate, performing a backside thinning process to expose the TSV sacrificial structure from the back side of the substrate, removing the TSV sacrificial structure to form a through silicon hole, and filling the through silicon hole with conductive material to form a TSV.Type: ApplicationFiled: August 4, 2021Publication date: April 28, 2022Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Tse-Hsien Wu, Pin-Chieh Huang, Yu-Hsiang Chien, Yeh-Yu Chiang
-
Patent number: 11264322Abstract: A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a substrate, a semiconductor device, an interconnect structure, a capacitor, and a plurality of pads. The semiconductor device is disposed at the substrate. The interconnect structure is disposed on the substrate and electrically connected to the semiconductor device. The capacitor is disposed on the interconnect structure and electrically connected to the interconnect structure. The capacitor includes a first electrode, a second electrode covering a top surface and a sidewall of the first electrode, and an insulating layer disposed between the first electrode and the second electrode. The plurality of pads are disposed on the interconnect structure and electrically connected to the interconnect structure, wherein at least one of the plurality of pads is electrically connected to the capacitor.Type: GrantFiled: May 19, 2020Date of Patent: March 1, 2022Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Hsiao-Pei Lin, Shih-Ping Lee, Cheng-Zuo Han
-
Publication number: 20210335872Abstract: The present disclosure provides an image sensing module including a main board and an image sensor. The main board has a first surface and a second surface opposite to each other. The image sensor is disposed on the first surface of the main board and includes a plurality of isolation structures and a photoelectric conversion element between the plurality of isolation structures. A first angle is provided between a light incident surface of the photoelectric conversion element and the first surface of the main board, and a second angle is provided between a light beam incident to the light incident surface of the photoelectric conversion element and a normal vector of the light incident surface. The second angle is about equal to the Brewster angle at the interface of the light beam incident to the light incident surface.Type: ApplicationFiled: June 10, 2020Publication date: October 28, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Wen-Hsien Chen
-
Publication number: 20210327879Abstract: A semiconductor structure and an integrated circuit are provided. The semiconductor structure includes first well regions and a second well region in a semiconductor substrate; first transistors within the first wells; second transistors within the second well; and bit lines. The first wells are separately arranged along a first direction and a second direction. The second well continuously spreads between the first wells. Each first transistor and one of the second transistors are adjacent and connected to each other via a common source or common drain. The common drain or common source is electrically connected to a storage capacitor, and the electrically connected first and second transistors as well as the storage capacitor form a memory cell. The bit lines respectively extend between adjacent rows of the first wells. Adjacent memory cells arranged along the second direction are electrically connected to the same bit line.Type: ApplicationFiled: September 1, 2020Publication date: October 21, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Shyng-Yeuan Che, Shih-Ping Lee, Bo-An Tsai
-
Patent number: 11152367Abstract: A semiconductor structure and an integrated circuit are provided. The semiconductor structure includes first well regions and a second well region in a semiconductor substrate; first transistors within the first wells; second transistors within the second well; and bit lines. The first wells are separately arranged along a first direction and a second direction. The second well continuously spreads between the first wells. Each first transistor and one of the second transistors are adjacent and connected to each other via a common source or common drain. The common drain or common source is electrically connected to a storage capacitor, and the electrically connected first and second transistors as well as the storage capacitor form a memory cell. The bit lines respectively extend between adjacent rows of the first wells. Adjacent memory cells arranged along the second direction are electrically connected to the same bit line.Type: GrantFiled: September 1, 2020Date of Patent: October 19, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shyng-Yeuan Che, Shih-Ping Lee, Bo-An Tsai
-
Patent number: 11152370Abstract: A memory structure including first and second transistors, an isolation structure and a capacitor and a manufacturing method thereof are provided. The first and second transistors are disposed on the substrate. The isolation structure is disposed in the substrate between the first and second transistors. The capacitor is disposed between the first and second transistors. The capacitor includes a body portion and first and second extension portions. The first and second extensions are extended from the body portion into the substrate at two sides of the isolation structure and connected to the source/drain regions of the first and the second transistors, respectively. The widths of first and second extension portions are decreased downward from a top surface of the isolation structure.Type: GrantFiled: July 12, 2019Date of Patent: October 19, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Yu-An Chen, Shih-Siang Chen, Shih-Ping Lee, Yi-Nung Lin, Po-Yi Wu, Chen-Tso Han, Bo-An Tsai
-
Publication number: 20210320062Abstract: A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a substrate, a semiconductor device, an interconnect structure, a capacitor, and a plurality of pads. The semiconductor device is disposed at the substrate. The interconnect structure is disposed on the substrate and electrically connected to the semiconductor device. The capacitor is disposed on the interconnect structure and electrically connected to the interconnect structure. The capacitor includes a first electrode, a second electrode covering a top surface and a sidewall of the first electrode, and an insulating layer disposed between the first electrode and the second electrode. The plurality of pads are disposed on the interconnect structure and electrically connected to the interconnect structure, wherein at least one of the plurality of pads is electrically connected to the capacitor.Type: ApplicationFiled: May 19, 2020Publication date: October 14, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Hsiao-Pei Lin, Shih-Ping Lee, Cheng-Zuo Han
-
Publication number: 20210288094Abstract: A solid-state image sensor with pixels each including a photoelectric conversion portion made of a second type doped semiconductor layer and a semiconductor material layer, and the second type doped semiconductor layer contacts a first type doped semiconductor substrate. An anti-reflective portion is provided with multiple micro pillars on the semiconductor material layer, wherein micro pillars are isolated by recesses extending into the photoelectric conversion portion, and the refractive index of the micro pillar gradually decreases from bottom to top and is smaller than the refractive index of the light-receiving portion of the semiconductor material layer.Type: ApplicationFiled: April 9, 2020Publication date: September 16, 2021Inventors: Shih-Ping Lee, Yi-Ping Lin, Yu-Ching Liao, Ya-Ting Chen, Hsin-Ying Tung
-
Publication number: 20210223441Abstract: A micro-lens structure includes a substrate and a micro-lens. The micro-lens includes a shape adjustment portion and a lens pattern. The shape adjustment portion includes a plurality of shape adjustment patterns on the substrate. The lens pattern covers the shape adjustment patterns.Type: ApplicationFiled: March 10, 2020Publication date: July 22, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Chun-Liang Chen, Ya-Ting Chen, Shih-Ping Lee
-
Patent number: 11069715Abstract: A memory structure including a SOI substrate, a first transistor, a second transistor, an isolation structure and a capacitor is provided. The SOI substrate includes a silicon base, a dielectric layer and a silicon layer. The first transistor and the second transistor are disposed on the silicon layer. The isolation structure is disposed in the silicon layer between the first transistor and the second transistor. The capacitor is disposed between the first transistor and the second transistor. The capacitor includes a body portion, a first extension portion, a second extension portion and a third extension portion. The first extension portion extends from the body portion to a source/drain region of the first transistor. The second extension portion extends from the body portion to a source/drain region of the second transistor. The third extension portion extends from the body portion, penetrates through the isolation structure and extends into the dielectric layer.Type: GrantFiled: February 26, 2019Date of Patent: July 20, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shyng-Yeuan Che, Shih-Ping Lee
-
Publication number: 20210217792Abstract: An image sensor structure including a substrate, a light sensing device, a filter structure, and a separation wall is provided. The light sensing device is located in the substrate. The filter structure is located above the light sensing device. The filter structure includes a main filter layer and a first subordinate filter layer. The separation wall surrounds a sidewall of the filter structure. A refractive index of the filter structure is greater than a refractive index of the separation wall.Type: ApplicationFiled: February 10, 2020Publication date: July 15, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Chun-Liang Chen, Chin-Te Huang, Shih-Ping Lee
-
Publication number: 20210134864Abstract: A manufacturing method of an image sensor including the following steps is provided. A substrate is provided. A light sensing device is formed in the substrate. A storage node is formed in the substrate. The storage node and the light sensing device are separated from each other. A buried gate structure is formed in the substrate. The buried gate structure includes a buried gate and a first dielectric layer. The buried gate is disposed in the substrate and covers at least a portion of the storage node. The first dielectric layer is disposed between the buried gate and the substrate. A first light shielding layer is formed on the buried gate. The first light shielding layer is located above the storage node and electrically connected to the buried gate.Type: ApplicationFiled: January 11, 2021Publication date: May 6, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Pin-Chieh Huang, Jui-Hung Hung, Yi-Chen Yeh, Cheng-Han Yang, Wen-Hao Huang
-
Publication number: 20210129356Abstract: A robot arm including a first joint, a second joint, and a coupling element is provided. The first joint has a first inclined surface. The second joint is jointed to the first joint and has a second inclined surface. The coupling element has a third inclined surface and a fourth inclined surface opposite to the third inclined surface, wherein the third inclined surface contacts the first inclined surface, and the fourth inclined surface contacts the second inclined surface.Type: ApplicationFiled: August 10, 2020Publication date: May 6, 2021Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Shih-Ping LEE, Hen-Diong KNG, Hao-Yan WU, Tsang-Fang JENG, Shu HUANG, Hung-Hsiu YU
-
Patent number: 10937819Abstract: An image sensor including a substrate, a light sensing device, a storage node, a buried gate structure, and a first light shielding layer is provided. The light sensing device is disposed in the substrate. The storage node is disposed in the substrate. The storage node and the light sensing device are separated from each other. The buried gate structure includes a buried gate and a first dielectric layer. The buried gate is disposed in the substrate and covers at least a portion of the storage node. The first dielectric layer is disposed between the buried gate and the substrate. The first light shielding layer is disposed on the buried gate and is located above the storage node. The first light shielding layer is electrically connected to the buried gate.Type: GrantFiled: November 8, 2018Date of Patent: March 2, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Pin-Chieh Huang, Jui-Hung Hung, Yi-Chen Yeh, Cheng-Han Yang, Wen-Hao Huang
-
Publication number: 20210043633Abstract: Provided is a memory structure including first and second transistors, an isolation structure, a conductive layer, and a capacitor. The first transistor and the second transistor are disposed on a substrate. Each of the first and second transistors includes a gate disposed on the substrate and two source/drain regions disposed in the substrate. The isolation structure is disposed in the substrate between the first and the second transistors. The conductive layer is disposed above the first transistor and the second transistor, and includes a circuit portion, a first dummy portion, and a second dummy portion, wherein the circuit portion is electrically connected to the first transistor and the second transistor, the first dummy portion is located above the first transistor, and the second dummy portion is located above the second transistor. The capacitor is disposed on the substrate and located between the first dummy portion and the second dummy portion.Type: ApplicationFiled: October 21, 2020Publication date: February 11, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Shyng-Yeuan Che, Hsiao-Pei Lin, Po-Yi Wu, Kuo-Fang Huang
-
Publication number: 20210035980Abstract: Provided is a memory structure including first and second transistors, an isolation structure, a conductive layer and a capacitor. Each of the first and second transistors includes a gate disposed on the substrate and source/drain regions disposed in the substrate. The isolation structure is disposed in the substrate between the first and second transistors. The conductive layer is disposed above the first and second transistors and includes a circuit portion electrically connected to the first and second transistors and a dummy portion located above the isolation structure. The capacitor is disposed between the first and second transistors. The capacitor includes a body portion and first and second extension portions. The first and second extension portions extend from the body portion to the source/drain regions of the first and the second transistors, respectively. The first and second extension portions are disposed between the circuit portion and the dummy portion, respectively.Type: ApplicationFiled: October 21, 2020Publication date: February 4, 2021Applicant: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Shyng-Yeuan Che, Hsiao-Pei Lin, Po-Yi Wu, Kuo-Fang Huang
-
Patent number: 10868017Abstract: Provided is a memory structure including first and second transistors, an isolation structure, a conductive layer and a capacitor. Each of the first and second transistors includes a gate disposed on the substrate and source/drain regions disposed in the substrate. The isolation structure is disposed in the substrate between the first and second transistors. The conductive layer is disposed above the first and second transistors and includes a circuit portion and a dummy portion. The circuit portion is electrically connected to the first and second transistors. The dummy portion is located above the isolation structure. The capacitor is disposed between the first and second transistors. The capacitor includes a body portion and first and second extension portions. The first and second extension portions extend from the body portion to the source/drain regions of the first and the second transistors, respectively.Type: GrantFiled: March 19, 2019Date of Patent: December 15, 2020Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Shyng-Yeuan Che, Hsiao-Pei Lin, Po-Yi Wu, Kuo-Fang Huang
-
Patent number: 10861858Abstract: A static random-access memory structure includes a substrate, a first conductive type transistor, a second conductive type transistor and a capacitor unit. The first conductive type transistor and the second conductive type transistor are disposed on the surface of the substrate, and the capacitor unit is positioned between the transistors. The capacitor unit includes a first electrode, a second electrode, and a dielectric layer disposed between the first electrode and the second electrode. The first electrode includes a plurality of first protrudent portions and a planar portion. The first protrudent portions are connected to the first planar portion and protrude from the top surface of the planar portion. The second electrode covers the top surface of the first protrudent portions and formed between adjacent first protrudent portions.Type: GrantFiled: April 25, 2019Date of Patent: December 8, 2020Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Yu-Cheng Lu, Kuo-Fang Huang, Chia-Hsien Kuo