Patents by Inventor Shih-Wen Chou
Shih-Wen Chou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10665277Abstract: A timing calibration system is applicable to a memory read system which includes a memory, a delay unit and a data read circuit. The memory outputs a data signal and a data latch signal. The delay unit delays the data latch signal by a delay value, to generate a read signal. The data read circuit reads the data signal according to the read signal. In the timing calibration system, a logic computation unit generates first and second charging signals according to the data signal and the read signal, and a capacitor-resistor charging unit performs charging operations according to the first and second charging signals, so as to generate first and second capacitor voltages, and a comparing unit can compare the first and second capacitor voltages, to generate a comparison result, thereby adjusting the delay value of the delay unit according to the comparison result.Type: GrantFiled: April 3, 2019Date of Patent: May 26, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Shih-Wen Chou, Shih-Chang Hsu
-
Publication number: 20200118607Abstract: A timing calibration system is applicable to a memory read system which includes a memory, a delay unit and a data read circuit. The memory outputs a data signal and a data latch signal. The delay unit delays the data latch signal by a delay value, to generate a read signal. The data read circuit reads the data signal according to the read signal. In the timing calibration system, a logic computation unit generates first and second charging signals according to the data signal and the read signal, and a capacitor-resistor charging unit performs charging operations according to the first and second charging signals, so as to generate first and second capacitor voltages, and a comparing unit can compare the first and second capacitor voltages, to generate a comparison result, thereby adjusting the delay value of the delay unit according to the comparison result.Type: ApplicationFiled: April 3, 2019Publication date: April 16, 2020Inventors: SHIH-WEN CHOU, SHIH-CHANG HSU
-
Patent number: 10002815Abstract: A wafer level chip package manufacturing process is provided. A wafer includes a plurality of first chips and a circuit layer disposed on the first chips, wherein each of the first chips has a chip bonding region, a plurality of first inner pads located in the chip bonding region and a plurality of first outer pads located outside the chip bonding region, the circuit layer includes a plurality of insulating layers, the insulating layers have at least one groove, the groove is disposed between the first inner pads and the first outer pads, and the groove surrounds the first inner pads. A plurality of second chips are flipped on the chip bonding regions, so that second conductive bumps are located between and connected to the first inner pads and second pads of the second chips.Type: GrantFiled: June 21, 2017Date of Patent: June 19, 2018Assignee: ChipMOS Technologies Inc.Inventor: Shih-Wen Chou
-
Patent number: 9953960Abstract: A multi-chip package structure includes a first chip, at least one blocking structure, a plurality of first conductive bumps, a second chip, a plurality of second conductive bumps and an underfill. The first chip has a chip connecting zone, a plurality of first inner pads in the chip connecting zone and a plurality of first outer pads outside of the chip connecting zone. The blocking structure is disposed between the first inner pads and the first outer pads and surrounds the first inner pads. The first conductive bumps are disposed on the first outer pads. The second chip is flipped on the chip connecting zone and has a plurality of second pads. The second conductive bumps are disposed between the first inner pads and the second pads. The underfill is disposed between the first chip and the second chip so as to cover the second conductive bumps.Type: GrantFiled: April 10, 2017Date of Patent: April 24, 2018Assignee: ChipMOS Technologies Inc.Inventor: Shih-Wen Chou
-
Publication number: 20170287801Abstract: A wafer level chip package manufacturing process is provided. A wafer includes a plurality of first chips and a circuit layer disposed on the first chips, wherein each of the first chips has a chip bonding region, a plurality of first inner pads located in the chip bonding region and a plurality of first outer pads located outside the chip bonding region, the circuit layer includes a plurality of insulating layers, the insulating layers have at least one groove, the groove is disposed between the first inner pads and the first outer pads, and the groove surrounds the first inner pads. A plurality of second chips are flipped on the chip bonding regions, so that second conductive bumps are located between and connected to the first inner pads and second pads of the second chips.Type: ApplicationFiled: June 21, 2017Publication date: October 5, 2017Applicant: ChipMOS Technologies Inc.Inventor: Shih-Wen Chou
-
Patent number: 9735092Abstract: A manufacturing method of a chip package structure includes following steps. A substrate including a first metal layer, a second metal layer, and an insulation layer located between the first and the second metal layers is provided. A first groove is formed in the first metal layer to form a chip pad and bonding pads. The bonding pads are respectively located in recesses of the chip pad. A second groove is formed in the second metal layer to form a heat-dissipation block and terminal pads. The terminal pads are respectively located in recesses of the heat-dissipation block. Conductive vias are formed to connect the corresponding terminal pads and electrically connect the bonding pads with the terminal pads. A chip is disposed on the chip pad and electrically connected to the bonding pads. An encapsulant covering the chip is formed.Type: GrantFiled: June 20, 2016Date of Patent: August 15, 2017Assignee: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Patent number: 9728479Abstract: A multi-chip package structure includes a first chip, a second chip, a circuit layer, a plurality of first conductive bumps, a plurality of second conductive bumps and an underfill. The first chip has a chip bonding region, a plurality of first inner pads and first outer pads. The circuit layer is disposed on the first chip and includes a plurality of insulating layers and at least one metal layer. The insulating layers have a groove disposed between the first inner pads and the first outer pads and surrounding the first inner pads. The first conductive bumps are disposed on the first outer pads. The second chip is flipped on the chip bonding region. Each first inner pad is electrically connected to a second pad of the second chip through the second conductive bump. The underfill is disposed between the first and second chips and covers the second conductive bumps.Type: GrantFiled: September 16, 2015Date of Patent: August 8, 2017Assignee: ChipMOS Technologies Inc.Inventor: Shih-Wen Chou
-
Publication number: 20170221860Abstract: A multi-chip package structure includes a first chip, at least one blocking structure, a plurality of first conductive bumps, a second chip, a plurality of second conductive bumps and an underfill. The first chip has a chip connecting zone, a plurality of first inner pads in the chip connecting zone and a plurality of first outer pads outside of the chip connecting zone. The blocking structure is disposed between the first inner pads and the first outer pads and surrounds the first inner pads. The first conductive bumps are disposed on the first outer pads. The second chip is flipped on the chip connecting zone and has a plurality of second pads. The second conductive bumps are disposed between the first inner pads and the second pads. The underfill is disposed between the first chip and the second chip so as to cover the second conductive bumps.Type: ApplicationFiled: April 10, 2017Publication date: August 3, 2017Applicant: ChipMOS Technologies Inc.Inventor: Shih-Wen Chou
-
Patent number: 9653429Abstract: A multi-chip package structure includes a first chip, at least one blocking structure, a plurality of first conductive bumps, a second chip, a plurality of second conductive bumps and an underfill. The first chip has a chip connecting zone, a plurality of first inner pads in the chip connecting zone and a plurality of first outer pads outside of the chip connecting zone. The blocking structure is disposed between the first inner pads and the first outer pads and surrounds the first inner pads. The first conductive bumps are disposed on the first outer pads. The second chip is flipped on the chip connecting zone and has a plurality of second pads. The second conductive bumps are disposed between the first inner pads and the second pads. The underfill is disposed between the first chip and the second chip so as to cover the second conductive bumps.Type: GrantFiled: September 16, 2015Date of Patent: May 16, 2017Assignee: ChipMOS Technologies Inc.Inventor: Shih-Wen Chou
-
Publication number: 20160315067Abstract: A multi-chip package structure includes a first chip, at least one blocking structure, a plurality of first conductive bumps, a second chip, a plurality of second conductive bumps and an underfill. The first chip has a chip connecting zone, a plurality of first inner pads in the chip connecting zone and a plurality of first outer pads outside of the chip connecting zone. The blocking structure is disposed between the first inner pads and the first outer pads and surrounds the first inner pads. The first conductive bumps are disposed on the first outer pads. The second chip is flipped on the chip connecting zone and has a plurality of second pads. The second conductive bumps are disposed between the first inner pads and the second pads. The underfill is disposed between the first chip and the second chip so as to cover the second conductive bumps.Type: ApplicationFiled: September 16, 2015Publication date: October 27, 2016Inventor: Shih-Wen Chou
-
Publication number: 20160315028Abstract: A multi-chip package structure includes a first chip, a second chip, a circuit layer, a plurality of first conductive bumps, a plurality of second conductive bumps and an underfill. The first chip has a chip bonding region, a plurality of first inner pads and first outer pads. The circuit layer is disposed on the first chip and includes a plurality of insulating layers and at least one metal layer. The insulating layers have a groove disposed between the first inner pads and the first outer pads and surrounding the first inner pads. The first conductive bumps are disposed on the first outer pads. The second chip is flipped on the chip bonding region. Each first inner pad is electrically connected to a second pad of the second chip through the second conductive bump. The underfill is disposed between the first and second chips and covers the second conductive bumps.Type: ApplicationFiled: September 16, 2015Publication date: October 27, 2016Inventor: Shih-Wen Chou
-
Publication number: 20160293529Abstract: A manufacturing method of a chip package structure includes following steps. A substrate including a first metal layer, a second metal layer, and an insulation layer located between the first and the second metal layers is provided. A first groove is formed in the first metal layer to form a chip pad and bonding pads. The bonding pads are respectively located in recesses of the chip pad. A second groove is formed in the second metal layer to form a heat-dissipation block and terminal pads. The terminal pads are respectively located in recesses of the heat-dissipation block. Conductive vias are formed to connect the corresponding terminal pads and electrically connect the bonding pads with the terminal pads. A chip is disposed on the chip pad and electrically connected to the bonding pads. An encapsulant covering the chip is formed.Type: ApplicationFiled: June 20, 2016Publication date: October 6, 2016Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Patent number: 9437529Abstract: A chip package structure includes a lead frame having first and second patterned metal layers and an insulation layer, a chip, and an encapsulant covering the first patterned metal layer and the chip. The first patterned metal layer includes a chip pad with first recesses and bonding pads in the first recesses. A first groove exists between each bonding pad and the chip pad. The second patterned metal layer connecting the first patterned metal layer includes terminal pads and a heat dissipation block thermally coupled to the chip pad. The heat dissipation block includes second recesses where the terminal pads are located and electrically connected to the corresponding bonding pads. A second groove exists between each terminal pad and the heat dissipation block. The insulation layer is located between the bonding pads and the terminal pads. The chip on the chip pad is electrically connected to the bonding pads.Type: GrantFiled: September 19, 2014Date of Patent: September 6, 2016Assignee: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Publication number: 20150287667Abstract: A chip package structure includes a lead frame having first and second patterned metal layers and an insulation layer, a chip, and an encapsulant covering the first patterned metal layer and the chip. The first patterned metal layer includes a chip pad with first recesses and bonding pads in the first recesses. A first groove exists between each bonding pad and the chip pad. The second patterned metal layer connecting the first patterned metal layer includes terminal pads and a heat dissipation block thermally coupled to the chip pad. The heat dissipation block includes second recesses where the terminal pads are located and electrically connected to the corresponding bonding pads. A second groove exists between each terminal pad and the heat dissipation block. The insulation layer is located between the bonding pads and the terminal pads. The chip on the chip pad is electrically connected to the bonding pads.Type: ApplicationFiled: September 19, 2014Publication date: October 8, 2015Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Publication number: 20150236245Abstract: A semiconductor package and manufacturing method thereof are disclosed. The semiconductor package includes a package carrier, a chip, a film, a first shielding metal plate and an encapsulating material. The package carrier has at least one conductive component. The chip has an active surface and a corresponding back surface. The back surface of the chip is attached to the package carrier. At least one contact point is disposed on the active surface and is electrically coupled to the conductive component by a wire. The film is disposed on the active surface and covers a portion of the wire. The first shielding metal plate is disposed on the film. The encapsulating material covers the chip, the wire, at least one portion of the package carrier, the film and at least one portion of the first shielding metal plate.Type: ApplicationFiled: November 25, 2014Publication date: August 20, 2015Inventor: Shih-Wen CHOU
-
Publication number: 20150232325Abstract: An MEMS package and the manufacturing method thereof are disclosed. The MEMS package includes a package substrate, a block ring, an MEMS chip and an encapsulating material. The package substrate has an inner surface, a corresponding outer surface and a signal opening that penetrates the inner surface and outer surface. The package substrate further has at least one inner contact pad and at least one outer contact pad wherein the outer contact pad is disposed on the outer surface. The inner contact pad is electrically coupled to the outer contact pad. The block ring is disposed on the inner surface and surrounds the signal opening. The MEMS chip has an active surface, at least one sensor device and at least one chip contact pad, wherein the sensor device and the chip contact pad are disposed on the active surface. The active surface is attached to the block ring so that the sensor device is surrounded by the block ring. The chip contact pad is electrically coupled to the inner contact pad.Type: ApplicationFiled: January 9, 2015Publication date: August 20, 2015Inventor: Shih-Wen CHOU
-
Patent number: 9053968Abstract: A method of manufacturing a semiconductor package structure is provided. A supporting plate and multiple padding patterns on an upper surface of the supporting plate define a containing cavity. Multiple leads electrically insulated from one another are formed on the padding patterns, extend from top surfaces of the padding patterns along side surfaces to the upper surface and are located inside the containing cavity. A chip is mounted inside the containing cavity, electrically connected to the leads. A molding compound is formed to encapsulate at least the chip, a portion of the leads and a portion of the supporting plate, fill the containing cavity and gaps among the padding patterns, and exposes a portion of the leads on the top surface. The supporting plate is removed to expose a back surface of each padding pattern, a bottom surface of the molding compound and a lower surface of each lead.Type: GrantFiled: October 18, 2012Date of Patent: June 9, 2015Assignee: ChipMOS Technologies Inc.Inventor: Shih-Wen Chou
-
Publication number: 20150076670Abstract: A chip package structure and a manufacturing method thereof are provided. The chip package structure includes a substrate, a chip, a plurality of wires, a film layer, a carrier, and an encapsulant. The substrate has an upper surface and a lower surface. The chip is mounted on the upper surface of the substrate. The wires are electrically connected to the chip and the substrate respectively. The film layer is attached to the substrate and entirely encapsulates the chip and the wires. The carrier is adhered on the film layer. The encapsulant is disposed on the upper surface of the substrate, wherein the encapsulant has an electro-magnetic shielding filler. The encapsulant at least partially encapsulates the carrier and the film layer, and the encapsulant covers the chip and the wires.Type: ApplicationFiled: April 18, 2014Publication date: March 19, 2015Applicant: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Patent number: 8772089Abstract: A chip package structure including a leadframe, a chip, bonding wires and an encapsulant is provided. The leadframe includes a die pad, leads and an insulating layer. The die pad includes a chip mounting portion and a periphery portion. At the periphery portion, the die pad has a second upper surface lying between a first upper surface and a lower surface of the die pad. Each lead includes a suspending portion and a terminal portion. The suspending portion connects to the terminal portion and extends from the terminal portion towards the die pad. The insulating layer is disposed on the second upper surface of the periphery portion and connects the suspending portions to the die pad. The chip is disposed on the chip mounting portion. The bonding wires electrically connect the chip to the suspending portions. The encapsulant covers the chip, the bonding wires, the insulating layer, and the leadframe.Type: GrantFiled: May 24, 2012Date of Patent: July 8, 2014Assignee: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Patent number: 8691630Abstract: A method of manufacturing a semiconductor package structure is provided. A heat-conductive block is adhered to a portion of a second surface of a conductive substrate via a first adhesive layer. An opening is formed by performing a half-etching process on a first surface of the conductive substrate. The remaining conductive substrate is patterned to form leads and expose a portion of the heat-conductive block. Each lead has a first portion and a second portion. A thickness of the first portion is greater than a thickness of the second portion. A first lower surface of the first portion and a second lower surface of the second portion are coplanar. A chip is disposed on the exposed portion of the heat-conductive block and electrically connected to the second portions of the leads. A first bottom surface of the heat-conductive block and a second bottom surface of a molding compound are coplanar.Type: GrantFiled: October 9, 2012Date of Patent: April 8, 2014Assignee: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou