Patents by Inventor Shih-Yu Wang
Shih-Yu Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240249958Abstract: A method for manufacturing a semiconductor package and an apparatus for flattening a workpiece are provided. The method includes providing a panel over a stage, wherein the panel includes a lower surface facing the stage and an upper surface opposite to the lower surface; applying a first force to a first region of the upper surface of the panel along at least one direction from the panel toward the stage; and transferring the first force from the first region to a second region of the upper surface of the panel different from the first region.Type: ApplicationFiled: January 20, 2023Publication date: July 25, 2024Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Ya Fang CHAN, Cong-Wei CHEN, Kuoching CHENG, Shih-Yu WANG
-
Publication number: 20240055507Abstract: An electrostatic discharge protection circuit includes a N type region, a P type component, a P type region, a N type element, a first conductive terminal, a second conductive terminal, a power clamp circuit and a conductive pad. The P type component is in the N type region. The N type element is in the P type region. The first conductive terminal is electrically connected to the N type region. The second conductive terminal is electrically connected to the P type region and the N type element. The power clamp circuit is electrically connected between the first conductive terminal and the second conductive terminal. The conductive pad is electrically connected to the P type component.Type: ApplicationFiled: August 12, 2022Publication date: February 15, 2024Inventor: Shih-Yu WANG
-
Patent number: 11837600Abstract: The electrostatic discharge protection apparatus includes a substrate, a first well having a first conductivity type and disposed in the substrate, a second well having a second conductivity type and disposed in the first well, a first doping region having the first conductivity type and disposed in the second well, a second doping region having the first conductivity type and disposed in the second well, a third doping region having the second conductivity type and disposed in the second well, and a fourth doping region having the first conductivity type and disposed in the substrate. The first conductivity type is different from the second conductivity type. The second well, the first well, the substrate and the fourth doping region form a silicon controlled rectifier. Electrostatic discharge current flowing into the first doping region flows to the fourth doping region through the silicon controlled rectifier.Type: GrantFiled: November 15, 2021Date of Patent: December 5, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wen-Tsung Huang, Shih-Yu Wang, Chih-Wei Hsu
-
Publication number: 20230387092Abstract: A semiconductor device package includes a first conductive structure, a stress buffering layer and a second conductive structure. The first conductive structure includes a substrate, at least one first electronic component embedded in the substrate, and a first circuit layer disposed on the substrate and electrically connected to the first electronic component. The first circuit layer includes a conductive wiring pattern. The stress buffering layer is disposed on the substrate. The conductive wiring pattern of the first circuit layer extends through the stress buffering layer. The second conductive structure is disposed on the stress buffering layer and the first circuit layer.Type: ApplicationFiled: August 8, 2023Publication date: November 30, 2023Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chien-Mei HUANG, Shih-Yu WANG, I-Ting LIN, Wen Hung HUANG, Yuh-Shan SU, Chih-Cheng LEE, Hsing Kuo TIEN
-
Patent number: 11817449Abstract: Methods, systems and apparatus for memory devices with discharging circuits are provided. In one aspect, a semiconductor device includes a semiconductor substrate, one or more discharging circuits arranged on the semiconductor substrate, one or more common source line (CSL) layers conductively coupled to the one or more discharging circuits, and a memory array having a three-dimensional (3D) array of memory cells arranged in a plurality of vertical channels on the one or more CSL layers. Each of the plurality of vertical channels includes a respective string of memory cells, and each of the one or more CSL layers is conductively coupled to corresponding strings of memory cells. Each of the one or more discharging circuits includes one or more transistors that are disabled by one or more corresponding conductive lines through the memory array.Type: GrantFiled: April 29, 2021Date of Patent: November 14, 2023Assignee: Macronix International Co., Ltd.Inventors: Jung Chuan Ting, Shih-Yu Wang, Shao-Chi Chen
-
Publication number: 20230338924Abstract: The invention relates to a stationary phase medium for adsorption chromatography, which is in form of porous particles suitable for being packed into a chromatographic column. The porous particles are made of cross-linked polymeric material and formed with interconnected macropores to constitute a porous network, through which a mobile phase fluid may flow in a convective manner. The porous particles are substantially free of diffusive pores and, thus, the mass transfer through the porous network is governed by convection alone. The porous particles are fabricated to have irregular granular configurations with rough outer surfaces, so that the convective flow between the porous particles will not be impeded during chromatography process.Type: ApplicationFiled: April 26, 2022Publication date: October 26, 2023Inventors: Tsung-Han TU, Chia-Wei LIN, Shih-Yu WANG, Hui CHEN, Min-Shyan SHEU, Shih-Horng YANG
-
Patent number: 11791227Abstract: An electronic device package and a method for manufacturing an electronic device package are provided. The electronic device package includes electronic device structure which includes a first electronic device and a first encapsulant, a second electronic device, and a second encapsulant. The first encapsulant encapsulates the first electronic device. The second electronic device is adjacent to the electronic device structure. The second encapsulant encapsulates the electronic device structure and the second electronic device. A first extension line along a lateral surface of the first electronic device and a second extension line along a lateral surface of the first encapsulant define a first angle, the second extension line along the lateral surface of the first encapsulant and a third extension line along a lateral surface of the second electronic device define a second angle, and the first angle is different from the second angle.Type: GrantFiled: May 11, 2021Date of Patent: October 17, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Kuoching Cheng, Yuan-Feng Chiang, Ya Fang Chan, Wen-Long Lu, Shih-Yu Wang
-
Patent number: 11721678Abstract: A semiconductor device package includes a first conductive structure, a stress buffering layer and a second conductive structure. The first conductive structure includes a substrate, at least one first electronic component embedded in the substrate, and a first circuit layer disposed on the substrate and electrically connected to the first electronic component. The first circuit layer includes a conductive wiring pattern. The stress buffering layer is disposed on the substrate. The conductive wiring pattern of the first circuit layer extends through the stress buffering layer. The second conductive structure is disposed on the stress buffering layer and the first circuit layer.Type: GrantFiled: May 25, 2021Date of Patent: August 8, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chien-Mei Huang, Shih-Yu Wang, I-Ting Lin, Wen Hung Huang, Yuh-Shan Su, Chih-Cheng Lee, Hsing Kuo Tien
-
Patent number: 11699745Abstract: A thyristor includes a first transistor and a second transistor. The first transistor has a first end serving as an anode end. The second transistor has a control end coupled to a second end of the first transistor, a first end coupled to a control end of the first transistor, and a second end coupled to the first end of the second transistor and serving as a cathode end.Type: GrantFiled: October 28, 2021Date of Patent: July 11, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Yu Wang, Wen-Tsung Huang, Chih-Wei Hsu
-
Patent number: 11669046Abstract: A display device includes a light source, a waveguide element, a liquid crystal coupler, a first holographic optical element and a second holographic optical element. The light source is configured to emit light. The waveguide element is located above the light source. The liquid crystal coupler is located between the waveguide element and the light source. The first holographic optical element is located on a top surface of the waveguide element, in which the liquid crystal coupler is configured to change an incident angle that the light emits to the first holographic optical element. The second holographic optical element is located on the top surface of the waveguide element, and there is a first distance in a horizontal direction between the first holographic optical element and the second holographic optical element, in which the second holographic optical element is configured to diffract the light to the waveguide element below.Type: GrantFiled: May 21, 2021Date of Patent: June 6, 2023Assignees: Interface Technology (ChengDu) Co., Ltd., Interface Optoelectronics (SingZhen) Co., Ltd., Interface Optoelectronics (Wuxi) Co., Ltd., General Interface Solution LimitedInventors: Shih-Yu Wang, Chun-Ta Chen, Shiuan-Huei Lin, Zih-Fan Chen, Wan-Lin Li, Yi-Hsin Lin, Yu-Jen Wang, Wei-Cheng Cheng, Chang-Nien Mao
-
Publication number: 20230154920Abstract: The electrostatic discharge protection apparatus includes a substrate, a first well having a first conductivity type and disposed in the substrate, a second well having a second conductivity type and disposed in the first well, a first doping region having the first conductivity type and disposed in the second well, a second doping region having the first conductivity type and disposed in the second well, a third doping region having the second conductivity type and disposed in the second well, and a fourth doping region having the first conductivity type and disposed in the substrate. The first conductivity type is different from the second conductivity type. The second well, the first well, the substrate and the fourth doping region form a silicon controlled rectifier. Electrostatic discharge current flowing into the first doping region flows to the fourth doping region through the silicon controlled rectifier.Type: ApplicationFiled: November 15, 2021Publication date: May 18, 2023Inventors: Wen-Tsung HUANG, Shih-Yu WANG, Chih-Wei HSU
-
Publication number: 20230133016Abstract: A thyristor includes a first transistor and a second transistor. The first transistor has a first end serving as an anode end. The second transistor has a control end coupled to a second end of the first transistor, a first end coupled to a control end of the first transistor, and a second end coupled to the first end of the second transistor and serving as a cathode end.Type: ApplicationFiled: October 28, 2021Publication date: May 4, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Shih-Yu Wang, Wen-Tsung Huang, Chih-Wei Hsu
-
Patent number: 11539206Abstract: An input output circuit and an electrostatic discharge (ESD) protection circuit are provided. The ESD protection circuit is adapted to a charged-device model (CDM). The ESD protection circuit includes a bipolar junction transistor (BJT). The BJT has a first end coupled to an input end of an input buffer and an output end of an output buffer. A second end of the BJT is coupled to a first ground rail. A control end of the BJT is coupled to one of a first power rail, a second power rail, the first ground rail and a second ground rail.Type: GrantFiled: February 1, 2021Date of Patent: December 27, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Yu Wang, Wen-Tsung Huang, Chih-Wei Hsu
-
Publication number: 20220367304Abstract: An electronic device package and a method for manufacturing an electronic device package are provided. The electronic device package includes electronic device structure which includes a first electronic device and a first encapsulant, a second electronic device, and a second encapsulant. The first encapsulant encapsulates the first electronic device. The second electronic device is adjacent to the electronic device structure. The second encapsulant encapsulates the electronic device structure and the second electronic device. A first extension line along a lateral surface of the first electronic device and a second extension line along a lateral surface of the first encapsulant define a first angle, the second extension line along the lateral surface of the first encapsulant and a third extension line along a lateral surface of the second electronic device define a second angle, and the first angle is different from the second angle.Type: ApplicationFiled: May 11, 2021Publication date: November 17, 2022Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Kuoching CHENG, Yuan-Feng CHIANG, Ya Fang CHAN, Wen-Long LU, Shih-Yu WANG
-
Publication number: 20220352146Abstract: Methods, systems and apparatus for memory devices with discharging circuits are provided. In one aspect, a semiconductor device includes a semiconductor substrate, one or more discharging circuits arranged on the semiconductor substrate, one or more common source line (CSL) layers conductively coupled to the one or more discharging circuits, and a memory array having a three-dimensional (3D) array of memory cells arranged in a plurality of vertical channels on the one or more CSL layers. Each of the plurality of vertical channels includes a respective string of memory cells, and each of the one or more CSL layers is conductively coupled to corresponding strings of memory cells. Each of the one or more discharging circuits includes one or more transistors that are disabled by one or more corresponding conductive lines through the memory array.Type: ApplicationFiled: April 29, 2021Publication date: November 3, 2022Applicant: Macronix International Co., Ltd.Inventors: JUNG CHUAN TING, SHIH-YU WANG, SHAO-CHI CHEN
-
Patent number: 11482520Abstract: The present disclosure relates to a semiconductor device, including a first source/drain region, a second source/drain region, a base region, a first electrostatic discharge region and a second electrostatic discharge region. The first source/drain region and the second source/drain region are configured to receive a first power voltage and a second power voltage, and are formed on the base region. The first electrostatic discharge region includes a first doped region and a first well. The first doped region is configured to receive the second power voltage, and formed in the first well. The second electrostatic discharge region includes a second doped region and a second well. The second doped region is configured to receive the first power voltage, and formed in the second well. The first source/drain region and the second source/drain region are disposed between the first electrostatic discharge region and the second electrostatic discharge region.Type: GrantFiled: April 6, 2020Date of Patent: October 25, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Yu Wang, Wen-Tsung Huang, Chih-Wei Hsu
-
Publication number: 20220317627Abstract: A display device includes a light source, a waveguide element, a liquid crystal coupler, a first holographic optical element and a second holographic optical element. The light source is configured to emit light. The waveguide element is located above the light source. The liquid crystal coupler is located between the waveguide element and the light source. The first holographic optical element is located on a top surface of the waveguide element, in which the liquid crystal coupler is configured to change an incident angle that the light emits to the first holographic optical element. The second holographic optical element is located on the top surface of the waveguide element, and there is a first distance in a horizontal direction between the first holographic optical element and the second holographic optical element, in which the second holographic optical element is configured to diffract the light to the waveguide element below.Type: ApplicationFiled: May 21, 2021Publication date: October 6, 2022Inventors: Shih-Yu WANG, Chun-Ta CHEN, Shiuan-Huei LIN, Zih-Fan CHEN, Wan-Lin LI, Yi-Hsin LIN, Yu-Jen WANG, Wei-Cheng CHENG, Chang-Nien MAO
-
Patent number: 11415797Abstract: An eye tracking device includes a substrate comprising a first substrate portion and a second substrate portion intersecting with the first substrate portion, an infrared light emitting element on the first substrate portion, and an image acquisition element on the second substrate portion. The infrared light emitting element is configured to emit infrared light to a user's eyeball. The image acquisition element and the infrared light emitting element are non-coplanar. The image acquisition element is configured to receive and sense the infrared light reflected by the eyeball for imaging.Type: GrantFiled: September 8, 2020Date of Patent: August 16, 2022Assignees: Interface Technology (ChengDu) Co., Ltd., INTERFACE OPTOELECTRONICS (SHENZHEN) CO., LTD., GENERAL INTERFACE SOLUTION LIMITEDInventor: Shih-Yu Wang
-
Publication number: 20220254771Abstract: A semiconductor circuit and a manufacturing method for the same are provided. The semiconductor circuit includes an electrostatic discharge protection circuit. The electrostatic discharge protection circuit includes an N-type region, a P-type well, a first P-type element and a first N-type element. The P-type well is in the N-type region. The first P-type element is in the N-type region. The N-type region is continuously connected between the P-type well and the first P-type element. The first N-type element is in the P-type well.Type: ApplicationFiled: February 5, 2021Publication date: August 11, 2022Inventor: Shih-Yu WANG
-
Publication number: 20220247171Abstract: An input output circuit and an electrostatic discharge (ESD) protection circuit are provided. The ESD protection circuit is adapted to a charged-device model (CDM). The ESD protection circuit includes a bipolar junction transistor (BJT). The BJT has a first end coupled to an input end of an input buffer and an output end of an output buffer. A second end of the BJT is coupled to a first ground rail. A control end of the BJT is coupled to one of a first power rail, a second power rail, the first ground rail and a second ground rail.Type: ApplicationFiled: February 1, 2021Publication date: August 4, 2022Applicant: MACRONIX International Co., Ltd.Inventors: Shih-Yu Wang, Wen-Tsung Huang, Chih-Wei Hsu