Patents by Inventor Shin-Puu Jeng
Shin-Puu Jeng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12388028Abstract: A package structure includes a redistribution structure, a first semiconductor die, a first passive component, a second semiconductor die, a first insulating encapsulant, a second insulating encapsulant, a second passive component and a global shielding structure. The redistribution structure includes dielectric layers and conductive layers alternately stacked. The first semiconductor die, the first passive component and the second semiconductor die are disposed on a first surface of the redistribution structure. The first insulating encapsulant is encapsulating the first semiconductor die and the first passive component. The second insulating encapsulant is encapsulating the second semiconductor die, wherein the second insulating encapsulant is separated from the first insulating encapsulant. The second passive component is disposed on a second surface of the redistribution structure.Type: GrantFiled: June 11, 2024Date of Patent: August 12, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Wen Wu, Shin-Puu Jeng, Shih-Ting Hung, Po-Yao Chuang
-
Publication number: 20250253291Abstract: A method for forming a chip package structure. The method includes dicing a semiconductor wafer from a rear surface of the semiconductor wafer to form first and second semiconductor dies. A first sidewall of the first semiconductor die faces a second sidewall of the second semiconductor die after the semiconductor wafer. The method also includes mounting first and second semiconductor dies over an interposer substrate. The first sidewall faces the second sidewall. A lateral distance from a top end of the first sidewall to a top end of the second sidewall is greater than a lateral distance from a bottom end of the first sidewall to a bottom end of the second sidewall.Type: ApplicationFiled: April 22, 2025Publication date: August 7, 2025Inventors: Chin-Hua WANG, Shin-Puu JENG, Po-Yao LIN, Po-Chen LAI, Shu-Shen YEH, Ming-Chih YEW, Yu-Sheng LIN
-
Publication number: 20250253253Abstract: A semiconductor package is fabricated by attaching a first component to a second component. The first component is assembled by forming a first redistribution structure over a substrate. A through via is then formed over the first redistribution structure, and a die is attached to the first redistribution structure active-side down. The second component includes a second redistribution structure, which is then attached to the through via. A molding compound is deposited between the first redistribution structure and the second redistribution structure and further around the sides of the second component.Type: ApplicationFiled: April 22, 2025Publication date: August 7, 2025Inventors: Po-Hao Tsai, Po-Yao Chuang, Meng-Liang Lin, Yi-Wen Wu, Shin-Puu Jeng, Techi Wong
-
Publication number: 20250253252Abstract: A semiconductor device structure includes a package substrate having a first side and a second side, a first stacking via formed within the package substrate, a second stacking via formed within the package substrate, and a first semiconductor die attached to the first side of the package substrate and electrically coupled to the first stacking via. The semiconductor device structure includes a second semiconductor die attached to the first side of the package substrate and electrically coupled to the second stacking via; and a bridge die attached to the second side of the package substrate and electrically coupled to the first stacking via and the second stacking via through first stacking via, the bridge die, and the second stacking via.Type: ApplicationFiled: April 22, 2025Publication date: August 7, 2025Inventors: Hsien-Wei CHEN, Meng-Liang LIN, Shin-Puu JENG
-
Publication number: 20250246554Abstract: A semiconductor package includes a plurality of inorganic dielectric layers including a plurality of metal interconnect layers formed therein and a plurality of first contact pads, a plurality of organic dielectric layers disposed on and electrically connected to the plurality of inorganic dielectric layers and including a plurality of metal redistribution layers formed therein, wherein the plurality of metal redistribution layers are physically connected to the plurality of first contact pads, and a semiconductor die mounted on the plurality of organic dielectric layers and electrically connected to the plurality of metal redistribution layers through the plurality of metal interconnect layers.Type: ApplicationFiled: April 21, 2025Publication date: July 31, 2025Inventors: Hsien-Wei CHEN, Shin-Puu JENG
-
Publication number: 20250246527Abstract: Devices and methods of manufacture for a hybrid interposer within a semiconductor device. A semiconductor device may include a package substrate and a hybrid interposer. The hybrid interposer may include an organic interposer material layer, and a non-organic interposer material layer positioned between the organic interposer material layer and the package substrate. The semiconductor device may further include an integrated device positioned within the hybrid interposer. In one embodiment, the integrated device may be positioned within the organic interposer material layer. In another embodiment, the integrated device may be positioned within the non-organic interposer material layer. In a further embodiment, the integrated device may be positioned within the organic interposer material layer and the non-organic interposer material layer.Type: ApplicationFiled: March 11, 2025Publication date: July 31, 2025Inventors: Monsen LIU, Shuo-Mao CHEN, Po-Ying LAI, Shang-Lun TSAI, Shin-Puu JENG
-
Patent number: 12374636Abstract: A semiconductor device package is provided, including a substrate, a semiconductor device, a ring structure, a lid structure, and at least one adhesive member. The semiconductor device is disposed over the substrate. The ring structure is disposed over the substrate and surrounds the semiconductor device. The ring structure comprises a first ring part and a second ring part on opposite sides of the semiconductor device. A first gap is formed between the first ring part and the semiconductor device, a second gap is formed between the second ring part and the semiconductor device, and the first gap is smaller than the second gap. The lid structure is disposed over the ring structure and extends across the semiconductor device. The adhesive member is disposed in the first gap and configured to connect the lid structure and the first surface of the substrate.Type: GrantFiled: January 31, 2024Date of Patent: July 29, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Shen Yeh, Chin-Hua Wang, Po-Chen Lai, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 12374561Abstract: A chip package structure is provided. The chip package structure includes a wiring substrate. The chip package structure includes a chip package over the wiring substrate. The chip package structure includes a first heat conductive structure over the chip package. The chip package structure includes a ring dam over the chip package and surrounding the first heat conductive structure. The ring dam has a gap. The chip package structure includes a heat dissipation lid over the first heat conductive structure and the ring dam.Type: GrantFiled: July 28, 2023Date of Patent: July 29, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Sheng Lin, Po-Yao Lin, Shu-Shen Yeh, Chin-Hua Wang, Shin-Puu Jeng
-
Patent number: 12362276Abstract: A semiconductor device including an integrated circuit, a dielectric layer, a plurality of connecting terminals and at least one dummy conductor is provided. The integrated circuit has a plurality of connecting pads, and the dielectric layer is disposed thereon and partially exposes the plurality of the connecting pads by a plurality of openings defined therein. The plurality of the connecting terminals is disposed on the plurality of the connecting pads exposed by the plurality of the openings. The at least one dummy conductor is disposed on the dielectric layer and electrically isolated from the integrated circuit. A substantial topology variation is between the plurality of the connecting terminals and the at least one dummy conductor. A semiconductor package having the semiconductor device is also provided.Type: GrantFiled: June 9, 2022Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng-Cheng Hsu, Shin-Puu Jeng
-
Patent number: 12362299Abstract: A semiconductor structure includes a semiconductor die containing an array of first bonding structures. Each of the first bonding structures includes a first metal pad located within a dielectric material layer and a basin-shaped underbump metallization (UBM) pad located within a respective opening in a passivation dielectric layer and contacting the first metal pad. An interposer includes an array of second bonding structures, wherein each of the second bonding structures includes an underbump metallization (UBM) pillar having a respective cylindrical shape. The semiconductor die is bonded to the interposer through an array of solder material portions that are bonded to a respective one of the first-type bonding structures and to a respective one of the second-type bonding structures.Type: GrantFiled: April 28, 2022Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yen-Hao Chen, Han-Hsiang Huang, Yu-Sheng Lin, Chien-Sheng Chen, Shin-Puu Jeng
-
Patent number: 12362341Abstract: A method includes forming a redistribution structure including metallization patterns; attaching a semiconductor device to a first side of the redistribution structure; encapsulating the semiconductor device with a first encapsulant; forming openings in the first encapsulant, the openings exposing a metallization pattern of the redistribution structure; forming a conductive material in the openings, comprising at least partially filling the openings with a conductive paste; after forming the conductive material, attaching integrated devices to a second side of the redistribution structure; encapsulating the integrated devices with a second encapsulant; and after encapsulating the integrated devices, forming a pre-solder material on the conductive material.Type: GrantFiled: August 8, 2023Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chang-Yi Yang, Po-Yao Chuang, Shin-Puu Jeng
-
Patent number: 12354989Abstract: A package structure is provided. The package structure includes an interposer substrate including an insulating structure, a conductive pad, a first conductive line, and a first conductive via structure. The package structure includes an electronic device bonded to the conductive pad. The package structure includes a chip structure bonded to the first end portion of the first conductive via structure. The package structure includes a first conductive bump connected between the chip structure and the first end portion of the first conductive via structure. The first end portion protrudes into the first conductive bump and is in direct contact with the first conductive bump.Type: GrantFiled: October 17, 2023Date of Patent: July 8, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Liang Lin, Po-Yao Chuang, Shin-Puu Jeng
-
Patent number: 12355001Abstract: A semiconductor package structure is provided. The semiconductor package structure includes a carrier substrate, an interposer substrate, a connecting element, a first semiconductor device, a second semiconductor device, a first underfill layer, and a package layer. The interposer substrate is disposed on the carrier substrate. The connecting element is disposed in the interposer substrate. The connecting element includes a dielectric element and first conductive features disposed in the dielectric element. The first semiconductor device and the second semiconductor device are disposed on the interposer substrate. The first semiconductor device is electrically connected to the second semiconductor device through the connecting element. The first underfill layer is disposed between the first semiconductor device, the second semiconductor device, and the interposer substrate. The package layer surrounds the first semiconductor device, the second semiconductor device, and the first underfill layer.Type: GrantFiled: February 11, 2022Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yen-Chu Tu, Shang-Lun Tsai, Monsen Liu, Shuo-Mao Chen, Shin-Puu Jeng
-
Patent number: 12354928Abstract: A semiconductor device includes a first semiconductor die, a second semiconductor die and a package lid. The package lid is disposed over the first semiconductor die and the second semiconductor die. The package lid includes a roof and an island. The roof extends along a first direction and a second direction perpendicular to the first direction and includes a first portion and a second portion. The island protrudes from the first portion of the roof, wherein the island covers and is thermally connected to the first semiconductor die, and the second portion of the roof covers and is physically separated from the second semiconductor die.Type: GrantFiled: April 23, 2024Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shu-Shen Yeh, Po-Yao Lin, Hui-Chang Yu, Shyue-Ter Leu, Shin-Puu Jeng
-
Patent number: 12354938Abstract: A semiconductor package, which may correspond to a high-performance computing package, includes an interposer over a substrate. A spacer structure is mounted to a bottom surface of the interposer. The spacer structure is configured to maintain a clearance between a bottom surface of an integrated circuit die mounted to the bottom surface of the interposer and a top surface of the substrate to reduce a likelihood of an interference or collision between the integrated circuit die and the substrate. In this way, a likelihood of damage to the integrated circuit die and/or the substrate is reduced. Additionally, a robustness of an electrical connection between the integrated circuit die and the interposer may increase to improve a reliability and/or a yield of the semiconductor package including the spacer structure.Type: GrantFiled: May 6, 2022Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Meng-Liang Lin, Shin-Puu Jeng
-
Patent number: 12354940Abstract: A device includes a semiconductor chip and a redistribution layer (RDL) structure connected to the semiconductor chip. The redistribution layer structure comprises a first region including: a first bump connected to the semiconductor chip; a second bump; and a plurality of first redistribution layers connected between the first bump and the second bump. The RDL structure includes a second region laterally surrounding the first region, the second region including a plurality of second redistribution layers. The RDL structure includes an isolation region laterally separating the plurality of first redistribution layers from the plurality of second redistribution layer. The isolation region includes at least one region that is straight, continuous, extends from an upper surface of the redistribution layer structure to a lower surface of the first redistribution layer structure, and has at least a selected width.Type: GrantFiled: June 3, 2022Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Monsen Liu, Shang-Lun Tsai, Shuo-Mao Chen, Shin-Puu Jeng
-
Patent number: 12347793Abstract: A semiconductor package provided herein includes a wiring substrate, a semiconductor component, conductor terminals, a bottom stiffener and a top stiffener. The wiring substrate has a first surface and a second surface opposite to the first surface. The semiconductor component is disposed on the first surface of the wiring substrate. The conductor terminals are disposed on the second surface of the wiring substrate and electrically connected to the semiconductor component through the wiring substrate. The bottom stiffener is disposed on the second surface of the wiring substrate and positioned between the conductor terminals. The top stiffener is disposed on the first surface of the wiring substrate. The top stiffener is laterally spaced further away from the semiconductor component than the bottom stiffener.Type: GrantFiled: November 23, 2023Date of Patent: July 1, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chin-Hua Wang, Shu-Shen Yeh, Yu-Sheng Lin, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 12347764Abstract: An organic interposer includes dielectric material layers embedding redistribution interconnect structures, package-side bump structures located on a first side of the dielectric material layers, and die-side bump structures located on a second side of the dielectric material layers. A gap region is present between a first area including first die-side bump structures and a second area including second die-side bump structures. Stress-relief line structures are located on, or within, the dielectric material layers within an area of the gap region in the plan view. Each stress-relief line structures may include straight line segments that laterally extend along a respective horizontal direction and is not electrically connected to the redistribution interconnect structures. The stress-relief line structures may include the same material as, or may include a different material from, a metallic material of the redistribution interconnect structures or bump structures that are located at a same level.Type: GrantFiled: June 3, 2024Date of Patent: July 1, 2025Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Li-Ling Liao, Ming-Chih Yew, Chia-Kuei Hsu, Shu-Shen Yeh, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 12347758Abstract: A semiconductor structure includes an assembly including an interposer, at least one semiconductor die attached to the interposer including interposer bonding pads, and a die-side underfill material portion located between the interposer and the at least one semiconductor die, a packaging substrate including substrate bonding pads, an array of solder material portions bonded to the interposer bonding pads and the substrate bonding pads, a central underfill material portion laterally surrounding a first subset of the solder material portions, and at least one peripheral underfill material portion contacting corner regions of the interposer and a respective surface segment of the central underfill material portion and having a different material composition than the central underfill material portion.Type: GrantFiled: June 1, 2022Date of Patent: July 1, 2025Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Jing-Ye Juang, Chia-Kuei Hsu, Ming-Chih Yew, Hsien-Wei Chen, Shin-Puu Jeng
-
Publication number: 20250210543Abstract: A chip package structure is provided. The chip package structure includes a molding compound layer on an interposer substrate. The chip package structure also includes a first semiconductor die over the interposer substrate and surrounded by the molding compound layer. The chip package structure further includes a warpage release layer structure. The warpage release layer structure includes a first organic material layer on the first semiconductor die and the molding compound layer. The warpage release layer structure also includes a first metal layer over the first organic material layer. The first metal layer exposes a portion of a top surface of the first organic material layer.Type: ApplicationFiled: March 10, 2025Publication date: June 26, 2025Inventors: Chin-Hua WANG, Kuang-Chun LEE, Shu-Shen YEH, Tsung-Yen LEE, Po-Yao LIN, Shin-Puu JENG