Patents by Inventor Shinya Miyaji
Shinya Miyaji has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6230258Abstract: An instruction conversion apparatus and method for converting instruction sequences not including conditional instructions into instruction sequences including conditional instructions wherein the conditional instructions include both a condition and an operation code for execution by the processor when the condition is satisfied. An obtaining unit receives an instruction sequence that does not include a conditional instruction whereby an instruction sequence detection unit detects a conversion target instruction sequence which transfers different transfer objects to the same storage resource when a predetermined condition is satisfied. A judging unit judges whether the instruction set of a specialized processor is assigned a conditional instruction including the same condition as the precondition whereby a conversion unit can then convert the conversion target instruction sequence into the instruction sequence including a conditional instruction with the predetermined condition.Type: GrantFiled: August 31, 1998Date of Patent: May 8, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shuichi Takayama, Kensuke Odani, Akira Tanaka, Nobuo Higaki, Masato Suzuki, Tetsuya Tanaka, Taketo Heishi, Shinya Miyaji
-
Patent number: 6209080Abstract: A processor for executing operations based on instructions includes an operation constant register 361, a branching constant register 362, a decoding unit 20 for decoding an instruction stored in an instruction register 10, a constant register control unit 32, and an execution unit 30. When the decoding unit 20 finds that the instruction includes a constant to be stored in the branching constant register 362, the constant register control unit 32 shifts a present value in the branching constant register 362 and inserts the constant to be stored, thereby storing a new constant in the branching constant register 362. When the decoding unit 20 finds that a constant is to be stored in the operation constant register 361, the constant register control unit 32 shifts the present value in the operation constant register 361 and inserts the constant to be stored, thereby storing a new constant in the operation constant register 361.Type: GrantFiled: July 29, 1998Date of Patent: March 27, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Taketo Heishi, Nobuo Higaki, Akira Tanaka, Tetsuya Tanaka, Shuichi Takayama, Kensuke Odani, Shinya Miyaji
-
Patent number: 6204486Abstract: In a heater unit, comprising a lower metallic base, an upper metallic base placed closely over an upper surface of said lower base, and a resistance heater wire received in a groove defined between opposing surfaces of said lower and upper bases, ceramic powder is filled in said groove to keep said heater wire at least away from a wall surface of said groove. Thus, the heater wire can be directly installed in the groove of the base without the intervention of a sheath pipe so that the heater wire can be bent in a desired dense pattern, and the heater unit can be heated both rapidly and uniformly. Also, the ceramic powder filled in the groove improves the heat transfer, and this even further enhances the these advantages of the present invention.Type: GrantFiled: October 29, 1999Date of Patent: March 20, 2001Assignees: NHK Spring Co., Ltd., Taiyo Electric Heater Co., Ltd.Inventors: Takashi Masaki, Jun Futakuchiya, Kenzo Yasuda, Hidenori Ishiwata, Shinji Saito, Shinya Miyaji, Tsutomu Amakawa, Toshihiro Sugisawa
-
Patent number: 6205534Abstract: In a data processing apparatus, a decoding unit decodes instructions. A calculator operates N-bit data in accordance with the decoded results. A flag storage unit stores a plurality of flag groups which are changed in correspondence to data having different widths, based on the operated results. Selectors select a predetermined flag group in accordance with the direction of a conditional branch instruction. A branch judging unit judges whether a branch is taken or not by referring to the selected flag group.Type: GrantFiled: September 22, 1999Date of Patent: March 20, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroshi Kamiyama, Masato Suzuki, Shinya Miyaji
-
Patent number: 6195740Abstract: A processor for decoding and executing an instruction includes: an instruction register 10 for storing an instruction; a format decoder 21 for decoding a format code located in the P0.0 field 11 of the instruction stored in the instruction register 10; a constant storage unit including a storage region; a constant register control unit 32 which, when the format decoder 21 has referred to the format code and decoded that an operation field includes a constant to be stored in the constant register 36, transfers the constant from the instruction register 10 to the constant storage unit 36; and a constant register output unit 41 which, when the format decoder 21 has referred to the format code and decoded that an operation field includes an operation code showing an operation that should be executed and a piece of an operand that should be used for the operation, links the constant stored in the constant register 36 with the piece of the operand.Type: GrantFiled: July 29, 1998Date of Patent: February 27, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Taketo Heishi, Nobuo Higaki, Akira Tanaka, Tetsuya Tanaka, Shuichi Takayama, Kensuke Odani, Shinya Miyaji
-
Patent number: 6180931Abstract: An upper metallic base is placed over a lower metallic base with a resistance heater element interposed between them so as to cause a plastic deformation to at least one of the opposing surfaces until the corresponding surfaces conform to an outer profile of the heater element, and the opposing surfaces of the lower and upper bases, and the resistance heater element are substantially entirely bonded to one another by a metallic bonding which may consist of brazing, soldering or diffusion bonding. Because the metallic bonding provides a favorable heat conduction, and can thereby improve the thermal efficiency and prevent local heating, a rapid temperature rise and uniform heating are made possible. Because the base consists of two parts, the material for the base can be selected from a wide range of materials including those capable of withstanding high temperatures and corrosive materials.Type: GrantFiled: July 1, 1999Date of Patent: January 30, 2001Assignee: NHK Spring Co., Ltd.Inventors: Jun Futakuchiya, Takashi Masaki, Shinya Miyaji, Hidenori Ishiwata
-
Patent number: 6170998Abstract: A processor detects a function which includes no function call instruction and no update of the return address /calculation register from an assembler program. After the detection, the processor outputs a special return address to the end of the function detected, and executes the assembler program. The processor stores a return address not only on the stack but in the return address/calculation register. When the special return instruction has been fetched, the return address is moved from the return address/calculation register without accessing to the stack.Type: GrantFiled: January 22, 1996Date of Patent: January 9, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazushi Yamamoto, Shuichi Takayama, Nobuo Higaki, Nobuki Tominaga, Shinya Miyaji
-
Patent number: 6159301Abstract: A substrate-holding apparatus for holding a semiconductor substrate in a semiconductor processor is characterized in that the apparatus includes a mount block made of, e.g., aluminum nitrate with a high-frequency electrode embedded therein and a heating block made of, e.g., an aluminum alloy with a heating body embedded therein. The mount block is tightly attached to the heating block by engaging the bottom surface of the mount block with the top surface of the heating block, for example, by using a latching mechanism.Type: GrantFiled: December 17, 1998Date of Patent: December 12, 2000Assignees: ASM Japan K.K., NHK Spring Co., Ltd.Inventors: Kiyoshi Sato, Mikio Shimizu, Toshihiko Hanamachi, Shinya Miyaji
-
Patent number: 6158023Abstract: The present invention provides a debug apparatus that can set complex break conditions, minimize a time lag from the detection of a break event to the break an execution of a program, and has a debug function with a necessary minimized break determinator included in a chip. A part of the break conditions in a sequence is set in an external break determinator. The remaining condition other than the part of the conditions is set in an internal break determinator. While monitoring an operation status of a processor executing a program, when the conditions set in the external break determinator are satisfied, a break enable signal is input to an AND logic circuit via a break enable input terminal and is held. When the break determinator detects the satisfaction of the remaining condition stored in the internal break determinator, a break signal is supplied from the AND logic circuit to the CPU, thereby breaking the program without delay.Type: GrantFiled: May 26, 1998Date of Patent: December 5, 2000Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Atsushi Ubukata, Shinya Miyaji
-
Patent number: 6018796Abstract: A data processor comprises a processing unit which processes an instruction in pipeline stages, the number of which is switchable between n and m, m being a larger number than n. The data processor also comprises a switching unit for switching the number of the pipeline stages of the processing unit between n and m. The switching unit comprises an indicating unit for indicating whether the data processor is in a first operating condition or in a second operating condition, depending either on the frequency of the operation clock provided for the data processor or on the power source voltage supplied to the data processor, and a pipeline control unit for ordering a processing unit to operate in n stages under the first operation condition, and for ordering the processing unit to operate in m stages under the second operating condition.Type: GrantFiled: March 28, 1997Date of Patent: January 25, 2000Assignee: Matsushita Electric Industrial Co.,Ltd.Inventors: Masato Suzuki, Toru Morikawa, Nobuo Higaki, Shinya Miyaji
-
Patent number: 5991868Abstract: In a data processing apparatus, a decoding unit decodes instructions. A calculator operates N-bit data in accordance with the decoded results. A flag storage unit stores a plurality of flag groups which are changed in correspondence to data having different widths, based on the operated results. Selectors select a predetermined flag group in accordance with the direction of a conditional branch instruction. A branch judging unit judges whether a branch is taken or not by referring to the selected flag group.Type: GrantFiled: May 19, 1994Date of Patent: November 23, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroshi Kamiyama, Masato Suzuki, Shinya Miyaji
-
Patent number: 5978905Abstract: A program translating apparatus is composed of a translation unit 103 and a link unit 108. The translation unit 103 includes a determination unit 105 which detects the stack size to be needed for each subroutine included in a source program to be translated into a machine instruction sequence and the name of a register to be retrieved in the process of each subroutine. The determination unit 105 then stores the stack size and the name detected into a file together with the machine instruction sequence. The link unit 108 includes the following units: A branch instruction detection unit 109 detects a branch instruction from the machine instruction sequence when machine instruction sequences stored in different files are linked each other. A file detection unit 110 and an acquisition unit 111 retrieve the stack size and the register name from the file which has the branch target subroutine.Type: GrantFiled: November 18, 1997Date of Patent: November 2, 1999Assignee: Matsushita Electric Industrial Co. Ltd.Inventors: Shuichi Takayama, Nobuo Higaki, Nobuki Tominaga, Shinya Miyaji, Seiichi Urushibara
-
Patent number: 5909565Abstract: An information processing device, including a main processor and a coprocessor for processing data according to instructions stored in memory, which is composed of an instruction bus for transmitting instructions from memory to the main processor and coprocessor; a first bus used for transmitting data from the main processor to the coprocessor; a second bus used for transmitting data from the coprocessor to the main processor; instruction detecting means for detecting coprocessor calculation instructions out of the instructions received from memory; operand identifying means for identifying source registers and destination registers specified by operands in a detected instruction; data supplying means for supplying data from the identified source registers to the coprocessor via the first bus; data storing means for storing coprocessor calculation results in the identified destination registers; coprocessor instruction detecting means for detecting coprocessor calculation instructions out of all of the instruType: GrantFiled: March 29, 1996Date of Patent: June 1, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toru Morikawa, Nobuo Higaki, Shinya Miyaji
-
Patent number: 5907694Abstract: The present data processing apparatus effects the pipeline operation for each of the machine cycle time with a plurality of pipeline stages processed in parallel. With respect to a load & extension instruction for instructing with the single instruction a first processing portion for reading the data shorter than the register length from RAM 19 and a second processing portion for zero-extending or the sign-extending the data into the register length, a zero-extension or a sign-extension operation in the second processing operation is executed, in a pipeline stream different from the pipeline stream where a first processing operation is executed or in a pipeline stage different from the pipeline stage where the reading from the storage portion of the first processing operation is executed.Type: GrantFiled: March 27, 1997Date of Patent: May 25, 1999Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masato Suzuki, Nobuo Higaki, Shinya Miyaji, Nobuki Tominaga, Yoshito Nishimichi
-
Patent number: 5850551Abstract: A compiler comprises a loop detecting unit for extracting information of loops, and a high-speed loop applying unit generating a first loop exclusive instruction, placing the instruction immediately before the entry of a loop, generating second loop exclusive instructions, and placing the instruction at each place to branch to the entry of the loop.Type: GrantFiled: January 22, 1996Date of Patent: December 15, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shuichi Takayama, Nobuo Higaki, Nobuki Tominaga, Shinya Miyaji
-
Patent number: 5847978Abstract: A processor including an arithmetic operation circuit and a saturation operation correction circuit both of which are connected in parallel to a register and a data bus and are activated by respective operation instructions. The saturation operation correction circuit judges whether an output from a register file exceeds either of a predetermined upper-most value and a predetermined lower-most value, and selectively outputs one of an operation result, the upper-most value, and the lower-most value.Type: GrantFiled: September 27, 1996Date of Patent: December 8, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Ogura, Shinya Miyaji, Nobuo Higaki, Masato Suzuki
-
Patent number: 5809306Abstract: The present invention discloses a program converting unit for generating a machine language instruction from a source program for a processor that manages an N-bit address while processing M-bit data, N being greater than M, and such a processor that runs the converted program. The program converting unit comprising: a parameter holding unit for holding a data width and a pointer width designated by a user; the data width representing the number of bits of data used in the source program while the pointer width representing the number of bits of an address; and a generating unit for generating an instruction to manage the data width when a variable operated by the instruction represents the data, and for generating an instruction to manage the pointer width when a variable operated by the instruction represents the address.Type: GrantFiled: January 16, 1996Date of Patent: September 15, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masato Suzuki, Hiroshi Kamiyama, Shinya Miyaji
-
Patent number: 5796970Abstract: An information processing apparatus for executing a program, the apparatus including: a register set made up of a plurality of registers; a decoding unit for decoding machine language instructions in the program and extracting a selected instruction which indicates data transfer between a plurality of registers designated by a first operand, which is made up of a single field of at least one bit which shows whether an individual register out of the register set is designated and a group field which shows whether a plurality of other registers out of the register set are designated as a group, and consecutive addresses of memory designated by a second operand as an effective address of memory; a determining unit for determining whether each bit in the single field and group field of the first operand of the extracted machine language instruction is valid; a first generating unit for generating a register number for a register corresponding to a bit determined as being valid in the single field, a second generaType: GrantFiled: September 20, 1996Date of Patent: August 18, 1998Assignee: Matsushita Electric Industrisl Co., Ltd.Inventors: Nobuo Higaki, Nobuki Tominaga, Shinya Miyaji, Shuichi Takayama
-
Patent number: 5758162Abstract: A program translating apparatus is composed of a translation unit 103 and a link unit 108. The translation unit 103 includes a determination unit 105 which detects the stack size to be needed for each subroutine included in a source program to be translated into a machine instruction sequence and the name of a register to be retrieved in the process of each subroutine. The determination unit 105 then stores the stack size and the name detected into a file together with the machine instruction sequence. The link unit 108 includes the following units: A branch instruction detection unit 109 detects a branch instruction from the machine instruction sequence when machine instruction sequences stored in different files are linked each other. A file detection unit 110 and an acquisition unit 111 retrieve the stack size and the register name from the file which has the branch target subroutine.Type: GrantFiled: January 22, 1996Date of Patent: May 26, 1998Assignee: Matsushita Electric Industrial Co., LTD.Inventors: Shuichi Takayama, Nobuo Higaki, Nobuki Tominaga, Shinya Miyaji, Seiichi Urushibara
-
Patent number: 5748970Abstract: An interrupt control device of an embedded microcomputer including I/O devices and a processor core comprising: a program storage unit for storing interrupt processing programs, each corresponding to an interrupt level of an interrupt request signal, in sequential areas; a start address hold unit for holding start addresses, which can be updated, of the interrupt processing programs; a level hold unit for holding an interrupt level, which can be updated, of each interrupt signal inputted from the I/O devices; an interrupt reception unit for, when at least one of the interrupt signals is inputted, receiving an interrupt signal of a highest interrupt level out of the inputted interrupt signals and outputting an interrupt request signal of the same interrupt level; and a control unit for controlling a branch, when the interrupt request signal is outputted, by fetching one of the start addresses which corresponds to the interrupt level of the interrupt request signal from the start address hold unit and setting tType: GrantFiled: April 30, 1996Date of Patent: May 5, 1998Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinya Miyaji, Nobuo Higaki