Patents by Inventor Shinya Takashima
Shinya Takashima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9905433Abstract: An ion implantation results in defects generated in a nitride semiconductor layer. If the nitride semiconductor layer is set at a particular temperature for a predetermined time period after the ion implantation, the defects may probably be clustering. Provided is a manufacturing method of a semiconductor device including a nitride semiconductor layer comprising: implanting impurities in the nitride semiconductor layer; and increasing a temperature of the nitride semiconductor layer from an initial temperature to a target temperature and annealing the nitride semiconductor layer at the target temperature for a predetermined time period; wherein in the annealing, in at least part of temperature regions below a first temperature between the initial temperature and the target temperature, the nitride semiconductor layer is annealed at a temperature increase speed lower than in a temperature region not lower than the first temperature.Type: GrantFiled: May 31, 2017Date of Patent: February 27, 2018Assignee: FUJI ELECTRIC CO., LTD.Inventors: Shinya Takashima, Katsunori Ueno, Masaharu Edo, Akira Uedono
-
Publication number: 20180019322Abstract: In case of performing annealing at a temperature of 1300° C. or higher, it is not possible to sufficiently suppress escape of nitrogen from a GaN layer even if a cap layer is provided thereon. Thereby, the front surface of the GaN layer is roughened. A semiconductor device manufacturing method of manufacturing a semiconductor device having a nitride semiconductor layer is provided. The semiconductor device manufacturing method includes: implanting, into a predetermined region of the nitride semiconductor layer, n-type or p-type impurities relative to the nitride semiconductor layer; forming, by atomic layer deposition, a first protective film containing a nitride on and in direct contact with at least the predetermined region; and annealing the nitride semiconductor layer and the first protective film at a temperature of 1300° C. or higher.Type: ApplicationFiled: May 30, 2017Publication date: January 18, 2018Inventors: Shinya TAKASHIMA, Katsunori UENO, Masaharu EDO
-
Publication number: 20180012964Abstract: Provided is a manufacturing method of a semiconductor device including a vertical MOSFET having a planar gate. The manufacturing method of a semiconductor device includes forming a n-type gallium nitride layer on a gallium nitride monocrystalline substrate, and forming an impurity-implanted region that contains impurities at a uniform concentration in a direction parallel to a main surface of the gallium nitride monocrystalline substrate, by ion-implanting the impurities into the n-type gallium nitride layer, where the impurities include at least one type selected from among magnesium, beryllium, calcium and zinc. Here, at least part of the impurity-implanted region serves as a channel forming region of the vertical MOSFET.Type: ApplicationFiled: May 30, 2017Publication date: January 11, 2018Inventors: Katsunori UENO, Shinya TAKASHIMA
-
Publication number: 20180005843Abstract: An ion implantation results in defects generated in a nitride semiconductor layer. If the nitride semiconductor layer is set at a particular temperature for a predetermined time period after the ion implantation, the defects may probably be clustering. Provided is a manufacturing method of a semiconductor device including a nitride semiconductor layer comprising: implanting impurities in the nitride semiconductor layer; and increasing a temperature of the nitride semiconductor layer from an initial temperature to a target temperature and annealing the nitride semiconductor layer at the target temperature for a predetermined time period; wherein in the annealing, in at least part of temperature regions below a first temperature between the initial temperature and the target temperature, the nitride semiconductor layer is annealed at a temperature increase speed lower than in a temperature region not lower than the first temperature.Type: ApplicationFiled: May 31, 2017Publication date: January 4, 2018Inventors: Shinya TAKASHIMA, Katsunori UENO, Masaharu EDO, Akira UEDONO
-
Publication number: 20170372905Abstract: When a nitride semiconductor layer into which impurity ions have been implanted is subjected to annealing after a protective film is provided on the nitride semiconductor layer, vacancy defects may be disadvantageously prevented from escaping outside through the surface of the nitride semiconductor layer and disappearing. A manufacturing method of a semiconductor device including a nitride semiconductor layer is provided. The manufacturing method includes implanting impurities into the nitride semiconductor layer, performing a first annealing on the nitride semiconductor layer at a first temperature within an atmosphere of a nitrogen atom containing gas without providing a protective film on the nitride semiconductor layer, forming the protective film on the nitride semiconductor layer after the first annealing, and after the protective film is formed, performing a second annealing on the nitride semiconductor layer at a second temperature that is higher than the first temperature.Type: ApplicationFiled: April 27, 2017Publication date: December 28, 2017Inventors: Shinya TAKASHIMA, Katsunori UENO, Masaharu EDO
-
Patent number: 9805930Abstract: A method of manufacturing a nitride semiconductor device is provided, comprising: forming, on a substrate, a first laminated body where a first nitride semiconductor layer, a second nitride semiconductor layer and a third nitride semiconductor layer are laminated in this order; subsequent to the forming, removing a partial region of the third nitride semiconductor layer, subsequent to the removing; implanting ions to the first nitride semiconductor layer from the partial region where the third nitride semiconductor layer is removed at least through the second nitride semiconductor layer; and subsequent to the implanting the ions, annealing the first laminated body.Type: GrantFiled: June 29, 2016Date of Patent: October 31, 2017Assignee: FUJI ELECTRIC CO., LTD.Inventors: Ryo Tanaka, Shinya Takashima, Katsunori Ueno, Masaharu Edo
-
Publication number: 20170271148Abstract: When a defect region is present near the pn junction in a GaN layer, lattice defects are present in the depletion layer. Therefore, when a reverse bias is applied to the pn junction, the defects in the depletion layer cause the generated current to flow as a leakage current. The leakage current flowing through the depletion layer can cause a decrease in the withstand voltage at the pn junction. Provided is a semiconductor device using gallium nitride, including a gallium nitride layer including an n-type region. The gallium nitride layer includes a first p-type well region and a second p-type well region that is provided on at least a portion of the first p-type well region and has a peak region with a higher p-type impurity concentration than the first p-type well region.Type: ApplicationFiled: January 27, 2017Publication date: September 21, 2017Inventors: Shinya TAKASHIMA, Katsunori UENO, Masaharu EDO
-
Patent number: 9754783Abstract: A method for producing a semiconductor device having a nitride-based semiconductor layer includes forming an aluminum nitride layer on a surface of the nitride-based semiconductor layer at a forming temperature and in a growth atmosphere for aluminum nitride; and performing a thermal treatment on the nitride-based semiconductor layer and the aluminum nitride layer, at a treatment temperature that is higher than the forming temperature and in the growth atmosphere for aluminum nitride. For example, an n-GaN layer is formed on an n-GaN substrate, and thereafter the n-GaN layer is doped with an impurity. A cap layer of an epitaxial film made up of AlN is formed, by MOCVD, on the surface of the n-GaN layer. Thermal treatment for activation annealing activates the impurity in the n-GaN layer in an atmosphere that causes AlN to grow, or in an atmosphere in which growth and decomposition of AlN are substantially balanced.Type: GrantFiled: September 8, 2015Date of Patent: September 5, 2017Assignee: FUJI ELECTRIC CO., LTD.Inventors: Shinya Takashima, Ryo Tanaka, Katsunori Ueno, Masaharu Edo
-
Publication number: 20170170258Abstract: In order to improve the dynamic characteristics of a vertical MOSFET using GaN, it is an objective of the present invention to reduce the resistance of a current path with a long hole movement distance in a p-type well. Provided is a vertical MOSFET including a gallium nitride layer having a main surface that is a non-polar surface; a p-type well region that is provided with a stripe shape in the main surface of the gallium nitride layer; and a stripe-shaped electrode provided above the p-type well region. Hole mobility is higher in a direction orthogonal to an extension direction of the stripe-shaped electrode than in the extension direction, among directions in a plane parallel to the main surface.Type: ApplicationFiled: October 27, 2016Publication date: June 15, 2017Inventors: Shinya TAKASHIMA, Katsunori UENO, Masaharu EDO
-
Publication number: 20170062220Abstract: A method of manufacturing a nitride semiconductor device is provided, comprising: forming, on a substrate, a first laminated body where a first nitride semiconductor layer, a second nitride semiconductor layer and a third nitride semiconductor layer are laminated in this order; subsequent to the forming, removing a partial region of the third nitride semiconductor layer, subsequent to the removing; implanting ions to the first nitride semiconductor layer from the partial region where the third nitride semiconductor layer is removed at least through the second nitride semiconductor layer; and subsequent to the implanting the ions, annealing the first laminated body.Type: ApplicationFiled: June 29, 2016Publication date: March 2, 2017Inventors: Ryo TANAKA, Shinya TAKASHIMA, Katsunori UENO, Masaharu EDO
-
Publication number: 20160365438Abstract: The region having the surface roughness has nitrogen vacancies, which serve as compensating donors for acceptors and therefore cannot achieve a sufficiently high p-type carrier concentration. In addition, the surface of the GaN-based material may be contaminated as a result of diffusion of impurities from the protective film or insufficient removal of the protective film. Such contamination may adversely affect the subsequent steps or the characteristics of completed devices. A first aspect of the innovations herein provides a method of manufacturing a nitride semiconductor device, including thermally treating a nitride semiconductor layer or removing a film formed on a front surface of the nitride semiconductor layer, and polishing the front surface of the nitride semiconductor layer after the thermally treating or the removing.Type: ApplicationFiled: March 3, 2016Publication date: December 15, 2016Inventors: Shinya TAKASHIMA, Ryo TANAKA, Katsunori UENO, Masaharu EDO
-
Publication number: 20150380498Abstract: A method for producing a semiconductor device having a nitride-based semiconductor layer includes forming a first nitride-based semiconductor layer of AlxGa1-xN on a base; forming a second nitride-based semiconductor layer of AlyGa1-yN on the first nitride-based semiconductor layer; forming a third nitride-based semiconductor layer of AlzGa1-zN on the second nitride-based semiconductor layer; introducing an impurity using ion implantation into the first, second, and third nitride-based semiconductor layers; and thermally treating, after ion implantation, the first, second, and third nitride-based semiconductor layers, wherein the first, second, and third nitride-based semiconductor layers have respective Al composition ratios x, y, and z, and the Al composition ratio y of the second nitride-based semiconductor layer is higher than the Al composition ratio x of the first nitride-based semiconductor layer, and higher than the Al composition ratio z of the third nitride-based semiconductor layer.Type: ApplicationFiled: September 9, 2015Publication date: December 31, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventors: Ryo TANAKA, Shinya TAKASHIMA, Katsunori UENO, Masaharu EDO
-
Publication number: 20150380238Abstract: A method for producing a semiconductor device having a nitride-based semiconductor layer includes forming an aluminum nitride layer on a surface of the nitride-based semiconductor layer at a forming temperature and in a growth atmosphere for aluminum nitride; and performing a thermal treatment on the nitride-based semiconductor layer and the aluminum nitride layer, at a treatment temperature that is higher than the forming temperature and in the growth atmosphere for aluminum nitride. For example, an n-GaN layer is formed on an n-GaN substrate, and thereafter the n-GaN layer is doped with an impurity. A cap layer of an epitaxial film made up of AlN is formed, by MOCVD, on the surface of the n-GaN layer. Thermal treatment for activation annealing activates the impurity in the n-GaN layer in an atmosphere that causes AlN to grow, or in an atmosphere in which growth and decomposition of AlN are substantially balanced.Type: ApplicationFiled: September 8, 2015Publication date: December 31, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventors: Shinya TAKASHIMA, Ryo TANAKA, Katsunori UENO, Masaharu EDO
-
Publication number: 20100314247Abstract: A filtered cathodic arc device includes a plasma generating module which generates plasma using an arc discharge which has a cathode target as a deposition raw material; a deposition processing chamber in which a deposition receiving substrate is placed; a curved magnetic field duct that is placed between the plasma generating module and the deposition processing chamber, and that guides plasma generated by the plasma generating module to the deposition processing chamber with a magnetic field; a wool medium formed of a nonmagnetic metal fiber which covers the interior wall of the magnetic field duct; and a bias power source for the wool medium. The device balances reduction of particulate particles and a high deposition rate.Type: ApplicationFiled: May 5, 2010Publication date: December 16, 2010Applicant: Fuji Electric Device Technology Co., Ltd.Inventors: Shinya Takashima, Masanori Ooto, Yoshiyuki Yonezawa
-
Patent number: 7401994Abstract: A securing clip for securing the first panel member with the second panel member. The securing clip, being shaped like an S-character in cross section, includes a first fitting portion for fitting a holed end portion of the first panel member, and a second fitting portion for fitting a holed end portion of the second panel member. Each of the first fitting portion and the second fitting portion is formed with an engaging pawl engaging a hole at the end portion of the corresponding panel member on an inner wall face of its own, and the second fitting portion is formed with an engagement wall engaging a regulation wall provided on the second panel member.Type: GrantFiled: February 9, 2004Date of Patent: July 22, 2008Assignee: Piolax, Inc.Inventors: Tsutomu Kojima, Takashi Koike, Shinya Takashima
-
Publication number: 20040228678Abstract: The securing clip for securing the first panel member with the second panel member, the securing clip being like the S-character in cross section, includes a first fitting portion for fitting a holed end portion of the first panel member, and a second fitting portion for fitting a holed end portion of the second panel member, wherein each of the first fitting portion and the second fitting portion is formed with an engaging pawl engaging a hole at the end portion of the corresponding panel member on an inner wall face of its own, and the second fitting portion is formed with an engagement wall engaging a regulation wall provided on the second panel member.Type: ApplicationFiled: February 9, 2004Publication date: November 18, 2004Applicant: Piolax Inc.Inventors: Tsutomu Kojima, Takashi Koike, Shinya Takashima