Patents by Inventor Shinya Udo
Shinya Udo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7978168Abstract: A D/A converter for receiving a plurality of divisional voltages and converting a digital signal to an analog voltage with the divisional voltages, the D/A converter includes a selection circuit for receiving the divisional voltages and the digital signal to select one of the divisional voltages. The selection circuit includes a plurality of first switch circuits that are selectively activated in response to the digital signal to select one of the divisional voltages, with each of the first switch circuits being provided with a logic switch function and having an ON resistance when activated, and at least an activated one of the first switch circuits further dividing the selected one of the divisional voltages with the ON resistance. The plurality of switch circuits includes at least one voltage dividing switch circuit used to further divide the selected one of the divisional voltages.Type: GrantFiled: August 6, 2007Date of Patent: July 12, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Hideto Fukuda, Shinya Udo, Masao Kumagai, Osamu Kudo
-
Patent number: 7952234Abstract: A plurality of DC-DC converters are cascade-connected via a plurality of control signal lines which are used in common for start sequence control and stop sequence control. Each of the plurality of DC-DC converters is constituted including a sequence control circuit which commences a start operation along with activation of a control signal line on a previous stage side and activates a control signal line on a subsequent stage side along with completion of the start operation, and commences a stop operation along with deactivation of the control signal line on the subsequent stage side and deactivates the control signal line on the previous stage side along with completion of the stop operation.Type: GrantFiled: February 7, 2008Date of Patent: May 31, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Shinya Udo
-
Patent number: 7903071Abstract: A driver IC for a display that includes a first D/A converter with a 1st selection circuit that receives 1st image signals and supplies a selected positive divisional voltage to a 1st operational amplifier, which supplies a positive pixel voltage by amplifying the selected positive divisional voltage; a 2nd D/A converter with a 2nd selection circuit that receives 2nd image signals and supplies a selected negative divisional voltage to a 2nd operational amplifier, which supplies a negative pixel voltage by amplifying the selected negative divisional voltage; and a polarity switching switch with 1st and 2nd switches connecting the 1st and 2nd D/A converters respectively, the polarity switching switch being switched to supply each of output terminals corresponding to the 1st and 2nd image signals alternately with the positive and negative pixel voltages every horizontal scan period by activating/inactivating the 1st and 2nd switches in a complementary manner.Type: GrantFiled: August 6, 2007Date of Patent: March 8, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Hideto Fukuda, Shinya Udo, Masao Kumagai, Osamu Kudo
-
Patent number: 7880537Abstract: An operational amplifier capable of offset cancel in a shorter period, as well as a line driver capable of shortening one horizontal period and a liquid crystal display device are provided. In the operational amplifier of the invention, a time necessary for feed back control can be shortened than usual by a constitution that an output voltage VO in one horizontal period H1 which is one horizontal period before is defined as a reference voltage in an offset cancel preparatory period HC2, thereby changing the output voltage VO(2) only by the offset voltage VO(2) by the feed back control. In the line driver of the invention, the operational amplifier not used for the output of display data D1 to D6 conducts offset cancel operation and it is successively shifted on every one horizontal period. Since it is no more necessary to incorporate the offset cancel preparatory period in the output period, one horizontal period can be shortened further.Type: GrantFiled: December 19, 2007Date of Patent: February 1, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Toshihiko Kasai, Shinya Udo, Masatoshi Kokubun, Yoshihiro Kizaki
-
Publication number: 20090315397Abstract: A plurality of DC-DC converters are cascade-connected via a plurality of control signal lines which are used in common for start sequence control and stop sequence control. Each of the plurality of DC-DC converters is constituted including a sequence control circuit which commences a start operation along with activation of a control signal line on a previous stage side and activates a control signal line on a subsequent stage side along with completion of the start operation, and commences a stop operation along with deactivation of the control signal line on the subsequent stage side and deactivates the control signal line on the previous stage side along with completion of the stop operation.Type: ApplicationFiled: February 7, 2008Publication date: December 24, 2009Applicant: FUJITSU LIMITEDInventor: Shinya UDO
-
Patent number: 7580020Abstract: A semiconductor device carries out a test utilizing contact with a probe needle without being affected by narrowing of the pitch at which output pads are arranged. The device is equipped with test circuits provided between a plurality of output buffers via which signals are output and output pads corresponding thereto. The test circuit includes output switches caused to sequentially make connections by a controller in test and interpad switches involved in making connections of the output pads with a test pad by the controller in test. In test, probe needles are brought into contact with the test pad. The output pads are not used in test, and can be arranged at a narrowed pitch. Thus, the chip area can be reduced and are therefore so that the pitch for the output pads can be narrowed and the chip area can be decreased.Type: GrantFiled: July 17, 2006Date of Patent: August 25, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Shinya Udo, Masao Kumagai, Masatoshi Kokubun, Hidekazu Nishizawa, Takeo Shigihara
-
Patent number: 7460097Abstract: Lower level of data latch holding a digital image data and a positive selector arranged immediately above positive gradation voltage line, for selecting positive analog gradation voltage of positive gradation levels are take as a set, and upper level of data latch holding a digital image data and a negative selector arranged immediately above negative gradation voltage line, for selecting negative analog gradation voltage of negative gradation levels are take as a set. Two sets are arranged in alignment in vertical direction. A plurality of sets of vertically aligned sets are arranged horizontally to shorten a length in horizontal direction with respect to gradation voltage lines.Type: GrantFiled: September 1, 2004Date of Patent: December 2, 2008Assignee: Fujitsu LimitedInventors: Seiji Yamagata, Masatoshi Kokubun, Shinya Udo
-
Publication number: 20080252369Abstract: An operational amplifier capable of offset cancel in a shorter period, as well as a line driver capable of shortening one horizontal period and a liquid crystal display device are provided. In the operational amplifier of the invention, a time necessary for feed back control can be shortened than usual by a constitution that an output voltage VO in one horizontal period H1 which is one horizontal period before is defined as a reference voltage in an offset cancel preparatory period HC2, thereby changing the output voltage VO(2) only by the offset voltage VO(2) by the feed back control. In the line driver of the invention, the operational amplifier not used for the output of display data D1 to D6 conducts offset cancel operation and it is successively shifted on every one horizontal period. Since it is no more necessary to incorporate the offset cancel preparatory period in the output period, one horizontal period can be shortened further.Type: ApplicationFiled: December 19, 2007Publication date: October 16, 2008Inventors: Toshihiko Kasai, Shinya Udo, Masatoshi Kokubun, Yoshihiro Kizaki
-
Patent number: 7358946Abstract: A differential amplifying circuit 11 includes a current mirror circuit having first and second current ends to which drains of MOS transistors M8 and M9 are respectively connected, and a pair of differential MOS transistors M1 and M2 having gates between which a switch SW1 is connected. A reference potential Vref is applied to the gate of the MOS transistors M9. A switch SW2 is connected between the output VO of an output buffer circuit 12 and the gate of a MOS transistor M1, and a switch SW3 is connected between the output VO and the gate of the MOS transistor M8. During the offset-cancel preparation period, the switches SW1 and SW3 are on and the switch SW2 is off. Next, the switches SW1 to SW3 are turned over, consequently outputting offset-canceled potential VO.Type: GrantFiled: July 15, 2005Date of Patent: April 15, 2008Assignee: Fujitsu LimitedInventors: Masatoshi Kokubun, Shinya Udo, Chikara Tsuchiya
-
Patent number: 7336124Abstract: An operational amplifier capable of offset cancel in a shorter period, as well as a line driver capable of shortening one horizontal period and a liquid crystal display device are provided. In the operational amplifier of the invention, a time necessary for feed back control can be shortened than usual by a constitution that an output voltage VO in one horizontal period H1 which is one horizontal period before is defined as a reference voltage in an offset cancel preparatory period HC2, thereby changing the output voltage VO(2) only by the offset voltage VO(2) by the feed back control. In the line driver of the invention, the operational amplifier not used for the output of display data D1 to D6 conducts offset cancel operation and it is successively shifted on every one horizontal period. Since it is no more necessary to incorporate the offset cancel preparatory period in the output period, one horizontal period can be shortened further.Type: GrantFiled: June 8, 2006Date of Patent: February 26, 2008Assignee: Fujitsu LimitedInventors: Toshihiko Kasai, Shinya Udo, Masatoshi Kokubun, Yoshihiro Kizaki
-
Publication number: 20070296678Abstract: A drive circuit of a display that decreases the number of gates in a selection circuit to reduce chip area. The drive circuit includes a first voltage dividing circuit for generating a plurality of divisional voltages by dividing a predetermined reference voltage. A selection circuit receives a selection signal and selects one of the divisional voltages. The selection circuit includes a plurality of first switch circuits selectively activated in response to the selection signal to select one of the divisional voltages. Each of the first switch circuits is provided with a logic switch function and has an ON resistance when activated. An activated one of the first switch circuits generates the pixel voltage by further dividing the selected one of the divisional voltages.Type: ApplicationFiled: August 6, 2007Publication date: December 27, 2007Inventors: Hideto Fukuda, Shinya Udo, Masao Kumagai, Osamu Kudo
-
Publication number: 20070296679Abstract: A drive circuit of a display that decreases the number of gates in a selection circuit to reduce chip area. The drive circuit includes a first voltage dividing circuit for generating a plurality of divisional voltages by dividing a predetermined reference voltage. A selection circuit receives a selection signal and selects one of the divisional voltages. The selection circuit includes a plurality of first switch circuits selectively activated in response to the selection signal to select one of the divisional voltages. Each of the first switch circuits is provided with a logic switch function and has an ON resistance when activated. An activated one of the first switch circuits generates the pixel voltage by further dividing the selected one of the divisional voltages.Type: ApplicationFiled: August 6, 2007Publication date: December 27, 2007Inventors: Hideto Fukuda, Shinya Udo, Masao Kumagai, Osamu Kudo
-
Patent number: 7268763Abstract: A drive circuit of a display that decreases the number of gates in a selection circuit to reduce chip area. The drive circuit includes a first voltage dividing circuit for generating a plurality of divisional voltages by dividing a predetermined reference voltage. A selection circuit receives a selection signal and selects one of the divisional voltages. The selection circuit includes a plurality of first switch circuits selectively activated in response to the selection signal to select one of the divisional voltages. Each of the first switch circuits is provided with a logic switch function and has an ON resistance when activated. An activated one of the first switch circuits generates the pixel voltage by further dividing the selected one of the divisional voltages.Type: GrantFiled: November 5, 2003Date of Patent: September 11, 2007Assignee: Fujitsu LimitedInventors: Hideto Fukuda, Shinya Udo, Masao Kumagai, Osamu Kudo
-
Patent number: 7242427Abstract: The invention relates to an X-Y address type solid-state image pickup device manufactured by a CMOS process, and has an object to provide an X-Y address type solid-state image pickup device in which a chip area is not increased, manufacturing costs are suppressed, and an image averaging processing can be carried out. Pixel regions Pmn are arranged in a matrix form in regions defined by horizontal selection lines RWm and vertical selection lines CLn. Each of the pixel regions Pmn includes a photodiode 10, a source follower amplifier 14 for converting an electric charge of the photodiode 10 into a voltage and amplifying it to output image data, and a horizontal selection transistor 16 for outputting the image data to a predetermined one of the vertical selection lines CLn. An amplifier/noise cancel circuit 6 has a built-in image averaging circuit for carrying out an averaging processing of the image data outputted from at least two of the plurality of the pixel regions Pmn.Type: GrantFiled: January 28, 2002Date of Patent: July 10, 2007Assignee: Fujitsu LimitedInventors: Masatoshi Kokubun, Katsuyosi Yamamoto, Shinya Udo, Jun Funakoshi, Chikara Tsuchiya
-
Patent number: 7215312Abstract: A display device includes a plurality of data drivers which are cascade-connected, and prevents variation of the duty ratio of a signal caused by accumulation of errors. In each of the plurality of data drivers: a first input circuit receives a first signal supplied from outside; a second input circuit receives a second signal supplied from outside, in response to the first signal received by the first input circuit; a signal processing circuit performs signal processing based on the second signal received by the second input circuit; a first output circuit inverts the first signal received by the first input circuit, and outputs the inverted first signal; and a second output circuit delays the second signal received by the second input circuit, by a predetermined amount, and outputs the delayed second signal.Type: GrantFiled: April 30, 2003Date of Patent: May 8, 2007Assignee: Fujitsu LimitedInventors: Masao Kumagai, Shinya Udo
-
Patent number: 7180512Abstract: An integrated circuit includes a first signal-inversion switching circuit which receives a signal supplied from an exterior thereof as a first input signal, followed by outputting the first input signal after logic inversion thereof in response to a first state of a switching signal and outputting the first input signal without logic inversion in response to a second state of the switching signal, a signal processing circuit which performs signal processing based on the output of the first signal-inversion switching circuit, and a second signal-inversion switching circuit which receives the output of the first signal-inversion switching circuit passing through the signal processing circuit as a second input signal, followed by outputting the second input signal after logic inversion thereof in response to the second state of the switching signal and outputting the second input signal without logic inversion in response to the first state of the switching signal.Type: GrantFiled: January 3, 2003Date of Patent: February 20, 2007Assignee: Fujitsu LimitedInventors: Masao Kumagai, Hideto Fukuda, Shinya Udo
-
Publication number: 20060256052Abstract: A semiconductor device carries out a test utilizing contact with a probe needle without being affected by narrowing of the pitch at which output pads are arranged. The device is equipped with test circuits provided between a plurality of output buffers via which signals are output and output pads corresponding thereto. The test circuit includes output switches caused to sequentially make connections by a controller in test and interpad switches involved in making connections of the output pads with a test pad by the controller in test. In test, probe needles are brought into contact with the test pad. The output pads are not used in test, and can be arranged at a narrowed pitch. Thus, the chip area can be reduced and are therefore so that the pitch for the output pads can be narrowed and the chip area can be decreased.Type: ApplicationFiled: July 17, 2006Publication date: November 16, 2006Inventors: Shinya Udo, Masao Kumagai, Masatoshi Kokubun, Hidekazu Nishizawa, Takeo Shigihara
-
Publication number: 20060226899Abstract: An operational amplifier capable of offset cancel in a shorter period, as well as a line driver capable of shortening one horizontal period and a liquid crystal display device are provided. In the operational amplifier of the invention, a time necessary for feed back control can be shortened than usual by a constitution that an output voltage VO in one horizontal period H1 which is one horizontal period before is defined as a reference voltage in an offset cancel preparatory period HC2, thereby changing the output voltage VO(2) only by the offset voltage VO(2) by the feed back control. In the line driver of the invention, the operational amplifier not used for the output of display data D1 to D6 conducts offset cancel operation and it is successively shifted on every one horizontal period. Since it is no more necessary to incorporate the offset cancel preparatory period in the output period, one horizontal period can be shortened further.Type: ApplicationFiled: June 8, 2006Publication date: October 12, 2006Inventors: Toshihiko Kasai, Shinya Udo, Masatoshi Kokubun, Yoshihiro Kizaki
-
Patent number: 7098878Abstract: A semiconductor device carries out a test utilizing contact with a probe needle without being affected by narrowing of the pitch at which output pads are arranged. The device is equipped with test circuits provided between a plurality of output buffers via which signals are output and output pads corresponding thereto. The test circuit includes output switches caused to sequentially make connections by a controller in test and interpad switches involved in making connections of the output pads with a test pad by the controller in test. In test, probe needles are brought into contact with the test pad. The output pads are not used in test, and can be arranged at a narrowed pitch. Thus, the chip area can be reduced and are therefore so that the pitch for the output pads can be narrowed and the chip area can be decreased.Type: GrantFiled: July 26, 2002Date of Patent: August 29, 2006Assignee: Fujitsu LimitedInventors: Shinya Udo, Masao Kumagai, Masatoshi Kokubun, Hidekazu Nishizawa, Takeo Shigihara
-
Patent number: 7081792Abstract: An operational amplifier capable of offset cancel in a shorter period, as well as a line driver capable of shortening one horizontal period and a liquid crystal display device are provided. In the operational amplifier of the invention, a time necessary for feed back control can be shortened than usual by a constitution that an output voltage VO in one horizontal period H1 which is one horizontal period before is defined as a reference voltage in an offset cancel preparatory period HC2, thereby changing the output voltage VO(2) only by the offset voltage VO(2) by the feed back control. In the line driver of the invention, the operational amplifier not used for the output of display data D1 to D6 conducts offset cancel operation and it is successively shifted on every one horizontal period. Since it is no more necessary to incorporate the offset cancel preparatory period in the output period, one horizontal period can be shortened further.Type: GrantFiled: March 29, 2004Date of Patent: July 25, 2006Assignee: Fijitsu LimitedInventors: Toshihiko Kasai, Shinya Udo, Masatoshi Kokubun, Yoshihiro Kizaki