Patents by Inventor Shubneesh Batra

Shubneesh Batra has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5909617
    Abstract: A method is provided for combining the process steps for forming a resistor and interconnect into one process layer, thus eliminating the need for at least two mask steps. An oxide layer is formed over a region of a polysilicon layer in which the resistor will be formed. The oxide protects the resistor from further processing. A conductive layer is then deposited at least over the exposed portion of the polysilicon layer. In a first preferred embodiment, a refractory metal forms the conductive layer. The refractory metal is sintered or heated to form silicide over the exposed portion of the polysilicon layer, and the non-silicided metal is removed. The underlying layer may be doped as desired, before or after silicidation, for the first preferred embodiment. Thus, a resistor and conductive interconnect is formed within the same layer. Also disclosed is an embodiment in which the conductive layer need not be sintered, and an embodiment in which the resistor is formed in the sidewalls of a vertical cavity.
    Type: Grant
    Filed: November 7, 1995
    Date of Patent: June 1, 1999
    Assignee: Micron Technology, Inc.
    Inventors: H. Monte Manning, Shubneesh Batra
  • Patent number: 5904513
    Abstract: A thin film transistor includes: a) a thin film transistor layer comprising a source region, a channel region and a drain region; the thin film transistor layer further comprising a drain offset region positioned between the drain region and the channel region; b) the channel region being substantially polycrystalline and having a first average crystalline grain size; and c) the drain offset region being substantially polycrystalline and having a second average crystalline grain size, the second average crystalline grain size being larger than the first average crystalline grain size. A method for forming such a construction using polycrystalline materials, preferably polysilicon, and an amorphizing silicon implant with subsequent recrystallization is also disclosed.
    Type: Grant
    Filed: July 1, 1996
    Date of Patent: May 18, 1999
    Assignee: Micron Technology, Inc.
    Inventors: Shubneesh Batra, Monte Manning, Sanjay Banerjee, John Damiano, Jr.
  • Patent number: 5869360
    Abstract: A method for forming a field effect transistor which includes providing a substrate having thin film source and drain regions formed thereon; forming a thin film channel region intermediate the thin film source and drain regions, the thin film channel region comprising a first layer of semiconductor material, an etch stop layer formed over the first layer semiconductor material, and a second layer of material formed over the etch stop layer; forming a masking layer over the source and drain regions while leaving the thin film channel region effectively exposed; and removing a portion of the second layer of material selectively relative to the etch stop layer in the exposed thin film channel region.
    Type: Grant
    Filed: September 26, 1996
    Date of Patent: February 9, 1999
    Assignee: Micron Technology, Inc.
    Inventors: Shubneesh Batra, Monte Manning, Todd R. Abbott
  • Patent number: 5821584
    Abstract: A method of forming a thin film transistor of a first conductivity type includes, a) providing a thin film transistor layer of semiconductive material; b) first masking the thin film transistor layer to mask a desired drain offset region while leaving a desired channel region exposed; c) with the first masking in place, doping the exposed channel region with a conductivity enhancing impurity of a second type; d) second masking the thin film transistor layer to mask the channel region and the drain offset region and leave desired opposing source/drain regions exposed; and e) with the second masking in place, doping the exposed source/drain regions with a conductivity enhancing impurity of the first type.
    Type: Grant
    Filed: June 27, 1997
    Date of Patent: October 13, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Monte Manning, Shubneesh Batra
  • Patent number: 5801087
    Abstract: The method of the present invention introduces a method of forming conductively doped contacts on a supporting substrate in a semiconductor device that minimizes the lateral out-diffusion of the conductive dopants and also provides for a low resistive contact by the steps of: preparing a conductive area to accept contact formation; forming a phosphorus insitu doped polysilicon layer over the conductive area; forming an arsenic insitu doped polysilicon layer over the phosphorus insitu doped polysilicon layer, wherein the two insitu doped polysilicon layers are deposited one after another in separate deposition steps; and annealing the layers at a temperature range of approximately 900.degree.-1100.degree. C. thereby, resulting in sufficient thermal treatment to allow phosphorus atoms to break up a first interfacial silicon dioxide layer formed between the conductive area and the phosphorus insitu doped polysilicon layer.
    Type: Grant
    Filed: January 3, 1996
    Date of Patent: September 1, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Monte Manning, Shubneesh Batra, Charles H. Dennison
  • Patent number: 5789317
    Abstract: Impurities are added to a conductor layer in a semiconductor process to prevent formation of void spaces and encourage complete filling of contacts. The impurities reduce the melting point and surface tension of a conductor layer, thereby improving filling characteristics during a reflow step. The impurities may be added at any time during the process, including during conductor deposition and/or reflow.
    Type: Grant
    Filed: April 12, 1996
    Date of Patent: August 4, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Shubneesh Batra, Gurtej Sandhu
  • Patent number: 5770500
    Abstract: Disclosed is a method of fabricating hemispherical grained (HSG) silicon layers. A surface seeding method is disclosed, wherein an amorphous silicon layer is doped with germanium. The silicon may be doped with germanium during deposition, or a previously formed silicon layer may be implanted with the germanium. The layer may also be in situ conductively doped. The Ge-doped amorphous silicon is then subjected to a vacuum anneal in which surface migration of silicon atoms causes a redistribution in the layer, and hemispherical grains or bumps result. A seeding source gas may flow during the anneal to aid in nucleation. The method permits HSG silicon formation at lower temperature and shorter duration anneals than prior art methods. Greater silicon mobility in the presence of germanium dopants also enables the growth of larger grains, thus enhancing surface area. At the same time, the germanium provides conductivity for memory cell charge storage.
    Type: Grant
    Filed: November 15, 1996
    Date of Patent: June 23, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Shubneesh Batra, Pierre C. Fazan, John K. Zahurak
  • Patent number: 5753543
    Abstract: A method of forming a bottom gated TFT includes, a) providing a transistor gate relative to a substrate which projects outward thereof; b) providing a dielectric layer over the gate; c) providing a TFT layer of semiconductive material over the dielectric layer; the thin film transistor layer comprising a source area, a channel area, a drain area, and a drain offset area; d) providing a masking layer over the TFT layer; e) anisotropically etching the masking layer to define a masking sidewall spacer laterally adjacent the transistor gate over the drain offset area and leave the channel area outwardly exposed; f) with the masking sidewall spacer in place, implanting a conductivity enhancing impurity of a first type into the thin film channel area to provide a thin film channel region; and g) masking the channel area and the drain offset area while implanting conductivity enhancing impurity of a second type into the thin film source and drain areas to define thin film source and channel regions.
    Type: Grant
    Filed: March 25, 1996
    Date of Patent: May 19, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Gurtej S. Sandhu, Shubneesh Batra, Pierre C. Fazan
  • Patent number: 5744846
    Abstract: A method of forming an SRAM cell includes, a) providing a pair of pull-down gates having associated transistor diffusion regions operatively adjacent thereto, one of the diffusion regions of each pull-down gate being electrically connected to the other pull-down gate; b) providing a pair of pull-up resistor nodes for electrical connection with a pair of respective pull-up resistors, the pull-up nodes being in respective electrical connection with one of the pull-down gate diffusion regions and the other pull-down gate; c) providing a first electrical insulating layer outwardly of the resistor nodes; d) providing a pair of contact openings, with respective widths, through the first insulating layer to the pair of resistor nodes; e) providing a second electrical insulating layer over the first layer and to within the pair of contact openings to a thickness which is less than one-half the open widths; f) anisotropically etching the second electrical insulating layer to define respective electrical insulating ann
    Type: Grant
    Filed: January 3, 1997
    Date of Patent: April 28, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Shubneesh Batra, Monte Manning
  • Patent number: 5742555
    Abstract: An integrated circuit anti-fuse is described which is fabricated as a capacitor using a layer of oxide. The two plates of the anti-fuse are coupled to appropriate voltage levels to rupture the oxide and form a conductive short between the plates. One of the plates is formed as a diffused well which is coupled to an external voltage during programming. The well is biased to an internal voltage during normal operation of the circuit incorporating the anti-fuse.
    Type: Grant
    Filed: August 20, 1996
    Date of Patent: April 21, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Kenneth W. Marr, Shubneesh Batra
  • Patent number: 5683930
    Abstract: A method of forming an SRAM cell includes, a) providing a pair of pull-down gates having associated transistor diffusion regions operatively adjacent thereto, one of the diffusion regions of each pull-down gate being electrically connected to the other pull-down gate; b) providing a pair of pull-up resistor nodes for electrical connection with a pair of respective pull-up resistors, the pull-up nodes being in respective electrical connection with one of the pull-down gate diffusion regions and the other pull-down gate; c) providing a first electrical insulating layer outwardly of the resistor nodes; d) providing a pair of contact openings, with respective widths, through the first insulating layer to the pair of resistor nodes; e) providing a second electrical insulating layer over the first layer and to within the pair of contact openings to a thickness which is less than one-half the open widths; f) anisotropically etching the second electrical insulating layer to define respective electrical insulating ann
    Type: Grant
    Filed: December 6, 1995
    Date of Patent: November 4, 1997
    Assignee: Micron Technology Inc.
    Inventors: Shubneesh Batra, Monte Manning
  • Patent number: 5670399
    Abstract: A method of forming a thin film transistor of a first conductivity type includes, a) providing a thin film transistor layer of semiconductive material; b) first masking the thin film transistor layer to mask a desired drain offset region while leaving a desired channel region exposed; c) with the first masking in place, doping the exposed channel region with a conductivity enhancing impurity of a second type; d) second masking the thin film transistor layer to mask the channel region and the drain offset region and leave desired opposing source/drain regions exposed; and e) with the second masking in place, doping the exposed source/drain regions with a conductivity enhancing impurity of the first type.
    Type: Grant
    Filed: December 6, 1995
    Date of Patent: September 23, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Monte Manning, Shubneesh Batra
  • Patent number: 5665981
    Abstract: A thin film transistor includes, a) a thin film source region; b) a thin film drain region; c) a polycrystalline thin film channel region intermediate the thin film source region and the thin film drain region; d) a transistor gate and gate dielectric operatively positioned adjacent the thin film channel region; and e) the thin film channel region comprising at least an inner layer, an outer layer and a middle layer sandwiched between the inner layer and the outer layer, the inner layer and the outer layer comprising polycrystalline silicon and having respective energy bandgaps, the middle sandwich layer comprising a polycrystalline material and having a lower energy bandgap than either of the inner and outer layers. Alternately, the channel region is homogeneous, comprising germanium or an alloy of polycrystalline silicon and germanium.
    Type: Grant
    Filed: November 22, 1996
    Date of Patent: September 9, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Sanjay Banerjee, Shubneesh Batra
  • Patent number: 5665611
    Abstract: A method of forming a thin film transistor relative to a substrate includes, a) providing a thin film transistor layer of polycrystalline material on a substrate, the polycrystalline material comprising grain boundaries; b) providing a fluorine containing layer adjacent the polycrystalline thin film layer; c) annealing the fluorine containing layer at a temperature and for a time period which in combination are effective to drive fluorine from the fluorine containing layer into the polycrystalline thin film layer and incorporate fluorine within the grain boundaries to passivate said grain boundaries; and d) providing a transistor gate operatively adjacent the thin film transistor layer. The thin film transistor can be fabricated to be bottom gated or top gated. A buffering layer can be provided intermediate the thin film transistor layer and the fluorine containing layer, with the buffering layer being transmissive of fluorine from the fluorine containing layer during the annealing.
    Type: Grant
    Filed: January 31, 1996
    Date of Patent: September 9, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Gurtej S. Sandhu, Shubneesh Batra, Pierre C. Fazan
  • Patent number: 5659183
    Abstract: A method of forming a thin film transistor of a first conductivity type includes, a) providing a thin film transistor layer of semiconductive material; b) first masking the thin film transistor layer to mask a desired drain offset region while leaving a desired channel region exposed; c) with the first masking in place, doping the exposed channel region with a conductivity enhancing impurity of a second type; d) second masking the thin film transistor layer to mask the channel region and the drain offset region and leave desired opposing source/drain regions exposed; and e) with the second masking in place, doping the exposed source/drain regions with a conductivity enhancing impurity of the first type.
    Type: Grant
    Filed: November 1, 1996
    Date of Patent: August 19, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Monte Manning, Shubneesh Batra
  • Patent number: 5548132
    Abstract: A thin film transistor includes: a) a thin film transistor layer comprising a source region, a channel region and a drain region; the thin film transistor layer further comprising a drain offset region positioned between the drain region and the channel region; b) the channel region being substantially polycrystalline and having a first average crystalline grain size; and c) the drain offset region being substantially polycrystalline and having a second average crystalline grain size, the second average crystalline grain size being larger than the first average crystalline grain size. A method for forming such a construction using polycrystalline materials, preferably polysilicon, and an amorphizing silicon implant with subsequent recrystallization is also disclosed.
    Type: Grant
    Filed: June 7, 1995
    Date of Patent: August 20, 1996
    Assignee: Micron Technology, Inc.
    Inventors: Shubneesh Batra, Monte Manning, Sanjay Banerjee, John Damiano, Jr.
  • Patent number: 5541137
    Abstract: The method of the present invention introduces a method of forming conductively doped contacts on a supporting substrate in a semiconductor device that minimizes the lateral out-diffusion of the conductive dopants and also provides for a low resistive contact by the steps of: preparing a conductive area to accept contact formation; forming a phosphorus insitu doped polysilicon layer over the conductive area; forming an arsenic insitu doped polysilicon layer over the phosphorus insitu doped polysilicon layer, wherein the two insitu doped polysilicon layers are deposited one after another in separate deposition steps; and annealing the layers at a temperature range of approximately 900.degree.-1100.degree. C. thereby, resulting in sufficient thermal treatment to allow phosphorus atoms to break up a first interfacial silicon dioxide layer formed between the conductive area and the phosphorus insitu doped polysilicon layer.
    Type: Grant
    Filed: October 27, 1994
    Date of Patent: July 30, 1996
    Assignee: Micron Semiconductor Inc.
    Inventors: Monte Manning, Shubneesh Batra, Charles H. Dennison
  • Patent number: 5385854
    Abstract: A process for forming a thin film transistor having a lightly doped drain which is self-aligned with the transistor channel. A transistor gate is formed over a first dielectric layer, and a second dielectric layer is formed over the transistor gate. A layer of polycrystalline silicon (poly) is formed over said second dielectric layer, and the poly layer can be optionally doped with a P-type or N-type dopant to adjust the threshold voltage of the transistor. Next, an implant masking layer is formed over the gate, and has an etch mask thereupon. The exposed implant masking layer is removed, and in one embodiment the etch mask is undercut during the same etch to remove portions of the implant masking layer from under the etch mask. The exposed poly is doped with a P-type dopant. The etch mask is removed and the exposed poly is again doped with a P-type dopant to form the lightly doped drain using the implant mask to self-align the lightly doped drain with the channel region.
    Type: Grant
    Filed: July 15, 1993
    Date of Patent: January 31, 1995
    Assignee: Micron Semiconductor, Inc.
    Inventors: Shubneesh Batra, Monte Manning