Patents by Inventor Shurong Liang

Shurong Liang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240136197
    Abstract: Disclosed herein are approaches for modifying patterned features using a directional etch. In one approach, a method may include providing a stack of layers of a semiconductor device, forming an opening through the stack of layers, the opening defined by a first sidewall and a second sidewall, and delivering ions into the first sidewall in a reactive ion etching process. The ions maybe delivered at a first non-zero angle relative to a perpendicular extending from the substrate, wherein the reactive ion etching process removes a first portion of the stack of layers from just a lower section of the first sidewall.
    Type: Application
    Filed: October 18, 2022
    Publication date: April 25, 2024
    Applicant: Applied Materials, Inc.
    Inventors: Tassie Andersen, Shurong Liang
  • Publication number: 20240136194
    Abstract: Disclosed herein are approaches for device modification, namely, trench elongation. In one approach, a method may include providing a substrate including a plurality of surface features defining a plurality of trenches, wherein a first trench has a first trench length extending in a first direction, wherein a second trench connected to the first trench has a second trench length extending in a second direction, and wherein the first direction and the second direction are non-parallel. The method may further include delivering ions into the substrate in a reactive ion etching process, wherein the ions are delivered at a non-zero angle relative to a perpendicular extending from the substrate, and wherein the reactive ion etching process increases the first trench length of the first trench without increasing the second trench length of the second trench.
    Type: Application
    Filed: October 18, 2022
    Publication date: April 25, 2024
    Applicant: Applied Materials, Inc.
    Inventors: Tassie Andersen, Shurong Liang
  • Patent number: 11854818
    Abstract: Methods of processing a feature on a semiconductor workpiece are disclosed. The method is performed after features have been created on the workpiece. An etching species may be directed toward the workpiece at a non-zero tilt angle. In certain embodiments, the tilt angle may be 30° or more. Further, the etching species may also be directed with a non-zero twist angle. In certain embodiments, the etching species may sputter material from the features, while in other embodiments, the etching species may be a chemically reactive species. By adjusting the tilt and twist angles, as well as the flow rate of the etching species and the exposure time, the LER and LWR of a feature may be reduced with minimal impact of the CD of the feature.
    Type: Grant
    Filed: May 4, 2021
    Date of Patent: December 26, 2023
    Assignee: Applied Materials, Inc.
    Inventors: Tassie Andersen, Shurong Liang
  • Patent number: 11842923
    Abstract: Disclosed is a semiconductor processing approach wherein a wafer twist is employed to increase etch rate, at select locations, along a hole or space end arc. By doing so, a finished hole may more closely resemble the shape of the incoming hole end. In some embodiments, a method may include providing an elongated contact hole formed in a semiconductor device, and etching the elongated contact hole while rotating the semiconductor device, wherein the etching is performed by an ion beam delivered at a non-zero angle relative to a plane defined by the semiconductor device. The elongated contact hole may be defined by a set of sidewalls opposite one another, and a first end and a second end connected to the set of sidewalls, wherein etching the elongated contact hole causes the elongated contact hole to change from an oval shape to a rectangular shape.
    Type: Grant
    Filed: May 13, 2022
    Date of Patent: December 12, 2023
    Assignee: Applied Materials, Inc.
    Inventors: Glen F. R. Gilchrist, Shurong Liang
  • Publication number: 20220359217
    Abstract: Methods of processing a feature on a semiconductor workpiece are disclosed. The method is performed after features have been created on the workpiece. An etching species may be directed toward the workpiece at a non-zero tilt angle. In certain embodiments, the tilt angle may be 30° or more. Further, the etching species may also be directed with a non-zero twist angle. In certain embodiments, the etching species may sputter material from the features, while in other embodiments, the etching species may be a chemically reactive species. By adjusting the tilt and twist angles, as well as the flow rate of the etching species and the exposure time, the LER and LWR of a feature may be reduced with minimal impact of the CD of the feature.
    Type: Application
    Filed: May 4, 2021
    Publication date: November 10, 2022
    Inventors: Tassie Andersen, Shurong Liang
  • Publication number: 20220277990
    Abstract: Disclosed is a semiconductor processing approach wherein a wafer twist is employed to increase etch rate, at select locations, along a hole or space end arc. By doing so, a finished hole may more closely resemble the shape of the incoming hole end. In some embodiments, a method may include providing an elongated contact hole formed in a semiconductor device, and etching the elongated contact hole while rotating the semiconductor device, wherein the etching is performed by an ion beam delivered at a non-zero angle relative to a plane defined by the semiconductor device. The elongated contact hole may be defined by a set of sidewalls opposite one another, and a first end and a second end connected to the set of sidewalls, wherein etching the elongated contact hole causes the elongated contact hole to change from an oval shape to a rectangular shape.
    Type: Application
    Filed: May 13, 2022
    Publication date: September 1, 2022
    Applicant: Applied Materials, Inc.
    Inventors: Glen F.R. Gilchrist, Shurong Liang
  • Patent number: 11380517
    Abstract: Provided herein are systems and methods for spatially resolved optical metrology of an ion beam. In some embodiments, a system includes a chamber containing a plasma/ion source operable to deliver an ion beam to a wafer, and an optical collection module operable with the chamber, wherein the optical collection module includes an optical device for measuring a light signal from a volume of the ion beam. The system may further include a detection module operable with the optical collection module, the detection module comprising a detector for receiving the measured light signal and outputting an electric signal corresponding to the measured light signal, thus corresponding to the property of the sampled plasma volume.
    Type: Grant
    Filed: May 8, 2020
    Date of Patent: July 5, 2022
    Assignee: APPLIED Materials, Inc.
    Inventors: Gang Shu, Glen Gilchrist, Shurong Liang
  • Publication number: 20220189772
    Abstract: A method for patterning structures including providing a layer stack having a plurality of device layers and a hardmask layer disposed in a stacked arrangement, the layer stack having a plurality of trenches formed therein, the trenches extending through the hardmask layer and into at least one of the device layers, the trenches having lateral sidewalls with a first slope relative to a plane perpendicular to upper surfaces of the device layers, and performing a sputter etching process wherein ion beams are directed toward the hardmask layer to etch the hardmask layer and cause etched material from the hardmask layer to be redistributed along the lateral sidewalls of the trenches to provide the lateral sidewalls with a second slope relative to the plane perpendicular to the upper surfaces of the device layers, the second slope less than the first slope.
    Type: Application
    Filed: December 15, 2020
    Publication date: June 16, 2022
    Applicant: Applied Materials, Inc.
    Inventors: Shurong Liang, Alexander C. Kontos, Il-Woong Koo
  • Patent number: 11335590
    Abstract: Disclosed is a semiconductor processing approach wherein a wafer twist is employed to increase etch rate, at select locations, along a hole or space end arc. By doing so, a finished hole may more closely resemble the shape of the incoming hole end. In some embodiments, a method may include providing an elongated contact hole formed in a semiconductor device, and etching the elongated contact hole while rotating the semiconductor device, wherein the etching is performed by an ion beam delivered at a non-zero angle relative to a plane defined by the semiconductor device. The elongated contact hole may be defined by a set of sidewalls opposite one another, and a first end and a second end connected to the set of sidewalls, wherein etching the elongated contact hole causes the elongated contact hole to change from an oval shape to a rectangular shape.
    Type: Grant
    Filed: September 25, 2020
    Date of Patent: May 17, 2022
    Assignee: Applied Materials, Inc.
    Inventors: Glen F. R. Gilchrist, Shurong Liang
  • Publication number: 20210159068
    Abstract: Disclosed herein are methods of removing material, such as processing byproducts from a semiconductor device. In one approach, the method includes providing a wafer adjacent a halo, wherein the wafer and the halo are disposed within a chamber, and wherein the wafer includes a first wafer edge and a second wafer edge, moving the wafer and the ion source relative to one another, and varying at least one of the following processing parameters as the ion source passes the first wafer edge or the second wafer edge: a scan speed, a temperature at the halo and the wafer, a gas flow rate of the ion source, and a power of the ion source.
    Type: Application
    Filed: February 13, 2020
    Publication date: May 27, 2021
    Applicant: APPLIED MATERIALS, INC.
    Inventors: Glen F. R. Gilchrist, Shurong Liang, Il-Woong Koo
  • Publication number: 20210020499
    Abstract: Disclosed is a semiconductor processing approach wherein a wafer twist is employed to increase etch rate, at select locations, along a hole or space end arc. By doing so, a finished hole may more closely resemble the shape of the incoming hole end. In some embodiments, a method may include providing an elongated contact hole formed in a semiconductor device, and etching the elongated contact hole while rotating the semiconductor device, wherein the etching is performed by an ion beam delivered at a non-zero angle relative to a plane defined by the semiconductor device. The elongated contact hole may be defined by a set of sidewalls opposite one another, and a first end and a second end connected to the set of sidewalls, wherein etching the elongated contact hole causes the elongated contact hole to change from an oval shape to a rectangular shape.
    Type: Application
    Filed: September 25, 2020
    Publication date: January 21, 2021
    Applicant: Applied Materials, Inc.
    Inventors: Glen F.R. Gilchrist, Shurong Liang
  • Patent number: 10840132
    Abstract: Disclosed is a semiconductor processing approach wherein a wafer twist is employed to increase etch rate, at select locations, along a hole or space end arc. By doing so, a finished hole may more closely resemble the shape of the incoming hole end. In some embodiments, a method may include providing an elongated contact hole formed in a semiconductor device, and etching the elongated contact hole while rotating the semiconductor device, wherein the etching is performed by an ion beam delivered at a non-zero angle relative to a plane defined by the semiconductor device. The elongated contact hole may be defined by a set of sidewalls opposite one another, and a first end and a second end connected to the set of sidewalls, wherein etching the elongated contact hole causes the elongated contact hole to change from an oval shape to a rectangular shape.
    Type: Grant
    Filed: September 23, 2019
    Date of Patent: November 17, 2020
    Assignee: Applied Materials, Inc.
    Inventors: Glen F. R. Gilchrist, Shurong Liang
  • Publication number: 20200273661
    Abstract: Provided herein are systems and methods for spatially resolved optical metrology of an ion beam. In some embodiments, a system includes a chamber containing a plasma/ion source operable to deliver an ion beam to a wafer, and an optical collection module operable with the chamber, wherein the optical collection module includes an optical device for measuring a light signal from a volume of the ion beam. The system may further include a detection module operable with the optical collection module, the detection module comprising a detector for receiving the measured light signal and outputting an electric signal corresponding to the measured light signal, thus corresponding to the property of the sampled plasma volume.
    Type: Application
    Filed: May 8, 2020
    Publication date: August 27, 2020
    Applicant: APPLIED Materials, Inc.
    Inventors: Gang Shu, Glen Gilchrist, Shurong Liang
  • Patent number: 10730082
    Abstract: A workpiece processing apparatus allowing in situ cleaning of metal deposited formed on the extraction plate and in the plasma chamber is disclosed. The apparatus includes an extraction plate having an extraction aperture through which the sputtering material is passed. The apparatus also includes a sealed volume disposed within the plasma chamber which is in communication with a cleaning aperture on the extraction plate. The sealed volume is in communication with a cleaning gas, which is excited by the plasma in the plasma chamber, and can be used to clean the exterior surface of the extraction plate. The feed gas used in the plasma chamber can be selected from a sputtering species and the cleaning gas. Since the volume in the sealed volume is separated from the rest of the plasma chamber, the cleaning of the extraction plate and the cleaning of the plasma chamber may be performed independently.
    Type: Grant
    Filed: October 26, 2016
    Date of Patent: August 4, 2020
    Assignee: Varian Semiconductor Equipment Associates, Inc.
    Inventors: Glen F R Gilchrist, Costel Biloiu, Shurong Liang, Christopher R. Campbell, Vikram Singh
  • Patent number: 10699871
    Abstract: Provided herein are systems and methods for spatially resolved optical metrology of an ion beam. In some embodiments, a system includes a chamber containing a plasma/ion source operable to deliver an ion beam to a wafer, and an optical collection module operable with the chamber, wherein the optical collection module includes an optical device for measuring a light signal from a volume of the ion beam. The system may further include a detection module operable with the optical collection module, the detection module comprising a detector for receiving the measured light signal and outputting an electric signal corresponding to the measured light signal, thus corresponding to the property of the sampled plasma volume.
    Type: Grant
    Filed: November 9, 2018
    Date of Patent: June 30, 2020
    Assignee: Applied Materials, Inc.
    Inventors: Gang Shu, Glen Gilchrist, Shurong Liang
  • Publication number: 20200152417
    Abstract: Provided herein are systems and methods for spatially resolved optical metrology of an ion beam. In some embodiments, a system includes a chamber containing a plasma/ion source operable to deliver an ion beam to a wafer, and an optical collection module operable with the chamber, wherein the optical collection module includes an optical device for measuring a light signal from a volume of the ion beam. The system may further include a detection module operable with the optical collection module, the detection module comprising a detector for receiving the measured light signal and outputting an electric signal corresponding to the measured light signal, thus corresponding to the property of the sampled plasma volume.
    Type: Application
    Filed: November 9, 2018
    Publication date: May 14, 2020
    Applicant: APPLIED Materials, Inc.
    Inventors: Gang Shu, Glen Gilchrist, Shurong Liang
  • Patent number: 10600616
    Abstract: In one embodiment, an apparatus to treat a substrate may include an extraction plate to extract a plasma beam from a plasma chamber and direct the plasma beam to the substrate. The plasma beam may comprise ions forming a non-zero angle of incidence with respect to a perpendicular to a plane of the substrate; and a gas outlet system disposed outside the plasma chamber, the gas outlet system coupled to a gas source and arranged to deliver to the substrate a reactive gas received from the gas source, wherein the reactive gas does not pass through the plasma chamber.
    Type: Grant
    Filed: September 6, 2018
    Date of Patent: March 24, 2020
    Assignee: Varian Semiconductor Equipment Associates, Inc.
    Inventors: Shurong Liang, Costel Biloiu, Glen Gilchrist, Vikram Singh, Christopher Campbell, Richard John Hertel, Alex Kontos
  • Patent number: 10535522
    Abstract: Provided herein are techniques for treating vertical surface features of a semiconductor device with ions. In some embodiments, a method for forming a semiconductor device, may include providing a set of surface features extending from a substrate, the set of surface features including a sidewall. The method may include treating the sidewall with an ion beam disposed at an angle, the angle being a non-zero angle of inclination with respect to a perpendicular to a plane of an upper surface of the substrate. The method may further include rotating the substrate about the perpendicular to the plane while the sidewall is treated with the ion beam to impact an entire height of the sidewall with the ion beam.
    Type: Grant
    Filed: August 21, 2018
    Date of Patent: January 14, 2020
    Assignee: VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC.
    Inventors: Gang Shu, Glen Gilchrist, Shurong Liang
  • Patent number: 10312432
    Abstract: A method may include: providing a device stack, the device stack comprising sidewall portions and extending above a substrate base, the device stack further including a plurality of metal layers; depositing an interface layer conformally over the device stack using an atomic layer deposition process, the interface layer comprising a first insulator material; depositing an encapsulation layer on the interface layer, the encapsulation layer comprising a second insulator material; and depositing an interlevel dielectric disposed on the encapsulation layer, the interlevel dielectric comprising a third insulator material.
    Type: Grant
    Filed: April 6, 2016
    Date of Patent: June 4, 2019
    Assignee: VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC.
    Inventors: Tsung-Liang Chen, Shurong Liang, Alexander C. Kontos
  • Patent number: 10193066
    Abstract: A method may include generating a plasma in a plasma chamber, the plasma comprising an etchant species and extracting a pulsed ion beam from the plasma chamber and directing the pulsed ion beam to a substrate, where the pulsed ion beam comprises an ON portion and an OFF portion. During the OFF portion the substrate may not be biased with respect to the plasma chamber, and the duration of the OFF portion may be less than a transit time of the etchant species from the plasma chamber to the substrate.
    Type: Grant
    Filed: June 30, 2017
    Date of Patent: January 29, 2019
    Assignee: VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC.
    Inventors: Glen F. R. Gilchrist, Raees Pervaiz, Kenneth Starks, Shurong Liang, Tyler Rockwell