Patents by Inventor Simon S. Chan
Simon S. Chan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7538383Abstract: According to one exemplary embodiment, a two-bit memory cell includes a gate stack situated over a substrate, where the gate stack includes a charge-trapping layer. The charge-trapping layer includes first and second conductive segments and a nitride segment, where the nitride segment is situated between the first and second conductive segments. The nitride segment electrically insulates the first conductive segment from the second conductive segment. The first and second conductive segments provide respective first and second data bit storage locations in the two-bit memory cell. The gate stack can further include a lower oxide segment situated between the substrate and the charge-trapping layer. The gate stack can further include an upper oxide segment situated over the charge-trapping layer. The gate stack can be situated between a first dielectric segment and a second dielectric segment, where the first and second dielectric segments are situated over respective first and second bitlines.Type: GrantFiled: May 3, 2006Date of Patent: May 26, 2009Assignee: Spansion LLCInventors: Meng Ding, Simon S. Chan
-
Patent number: 7498222Abstract: A high K layer, such as aluminum oxide or hafnium oxide, may be formed with a deposition process that uses an ion implantation to damage portions of the high K material that are to be later etched. More particularly, in one implementation, a semiconductor device is manufactured by forming a first dielectric over a substrate, forming a charge storage element over the first dielectric, forming a second dielectric above the charge storage element, implantation ions into select portions of the second dielectric, and etching the ion implanted select portions of the second dielectric.Type: GrantFiled: March 9, 2006Date of Patent: March 3, 2009Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: John C. Foster, Scott Bell, Allison Holbrook, Simon S. Chan, Phillip Jones
-
Publication number: 20090050471Abstract: A process of forming an electronic device can include depositing a first layer over a substrate and depositing a second layer over the first layer. In one embodiment, depositing the first layer is performed at a first alternating current (“AC”) power, and depositing the second layer is performed at a second AC power that is different from the first AC power. In another embodiment, the first layer is formed by a physical vapor deposition technique at a first power sufficient to remove the insulating layer using first metal ions, wherein the first layer includes an overhanging portion extending over the bottom of the opening. In a further embodiment, the second layer is formed by the physical vapor deposition technique using second metal ions and a second power sufficient to reduce a lateral dimension of the overhanging portion.Type: ApplicationFiled: August 24, 2007Publication date: February 26, 2009Applicant: SPANSION LLCInventors: Robert J. Chiu, Connie Pin-Chin Wang, Minh Van Ngo, Simon S. Chan
-
Patent number: 7465644Abstract: A structure for electrically isolating semiconductor devices includes a semiconducting layer and a layer of aluminum oxide formed in a pattern over the semiconducting layer, where the pattern exposes a portion of the semiconducting layer. The structure further includes an electrical isolation region formed in the exposed portion of the semiconducting layer, where the isolation region does not substantially encroach a region beneath the layer of aluminum oxide.Type: GrantFiled: October 26, 2005Date of Patent: December 16, 2008Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Simon S. Chan, Weidong Qian, Scott Bell, Phillip Jones, Allison Holbrook
-
Publication number: 20080286921Abstract: The gate and active regions of a device are formed and alternating steps of applying and removing nitride and oxide layers allows exposing silicon in different areas while keeping silicon or polysilicon in other area covered with nitride. Metal layers are deposited over the exposed silicon or polysilicon and annealing forms a silicide layer in the selected exposed areas. The oxide and/or nitride layers are removed from the covered areas and another metal layer is deposited. The anneal process is repeated with silicide of one thickness formed over the second exposed areas with additional thickness of silicide formed over the previous silicide thickness.Type: ApplicationFiled: May 15, 2007Publication date: November 20, 2008Applicants: Advanced Micro Devices, Inc., SPANSION LLCInventors: Wen Yu, Paul Besser, Bin Yang, Haijiang Yu, Simon S. Chan
-
Patent number: 7446369Abstract: A semiconductor memory device may include an intergate dielectric layer of a high-K dielectric material interposed between a floating gate and a control gate. With this intergate high-K dielectric in place, the memory device may be erased using Fowler-Nordheim tunneling.Type: GrantFiled: August 4, 2005Date of Patent: November 4, 2008Assignees: Spansion, LLC, Advnaced Micro Devices, Inc.Inventors: Takashi Whitney Orimoto, Joong Jeon, Hidehiko Shiraiwa, Simon S. Chan, Harpreet K. Sachar
-
Publication number: 20080157160Abstract: A method is provided for forming an interconnect in a semiconductor memory device. The method includes forming a pair of source select transistors on a substrate. A source region is formed in the substrate between the pair of source select transistors. A first interlayer dielectric is formed between the pair of source select transistors. A mask layer is deposited over the pair of source select transistors and the inter-layer dielectric, where the mask layer defines a local interconnect area between the pair of source select transistors having a width less than a distance between the pair of source select transistors. The semiconductor memory device is etched to remove a portion of the first inter-layer dielectric in the local interconnect area, thereby exposing the source region. A metal contact is formed in the local interconnect area.Type: ApplicationFiled: December 27, 2006Publication date: July 3, 2008Applicant: SPANSION LLCInventor: Simon S. Chan
-
Patent number: 7381620Abstract: A method includes forming at least a portion of a semiconductor device in a processing chamber containing oxygen and removing substantially all of the oxygen from the processing chamber. The method further includes forming remaining portions of the semiconductor device in the processing chamber without the presence of oxygen.Type: GrantFiled: March 9, 2006Date of Patent: June 3, 2008Assignee: Spansion LLCInventors: Boon-Yong Ang, Hidehiko Shiraiwa, Simon S. Chan, Harpreet K. Sachar, Mark Randolph
-
Patent number: 7265420Abstract: An integrated circuit (IC) utilizes a strained layer. The substrate can utilize trenches in a base layer to induce stress in a layer. The trenches define pillars on a back side of a bulk substrate or base layer of a semiconductor-on-insulator (SOI) wafer.Type: GrantFiled: July 12, 2005Date of Patent: September 4, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Mario M. Pelella, Simon S. Chan
-
Patent number: 7242102Abstract: According to one exemplary embodiment, a structure in a semiconductor die comprises a metal pad situated in an interconnect metal layer, where the metal pad comprises copper. The structure further comprises an interlayer dielectric layer situated over the metal pad. The structure further comprises a terminal via defined in the interlayer dielectric layer, where the terminal via is situated on the metal pad. The terminal via extends along only one side of the metal pad. The structure further comprises a terminal metal layer situated on the interlayer dielectric layer and in the terminal via. The structure further comprises a dielectric liner situated on the terminal metal layer, where a bond pad opening is defined in the dielectric liner, and where the bond pad opening exposes a portion of the terminal metal layer. The interlayer dielectric layer is situated between the exposed portion of the terminal metal layer and metal pad.Type: GrantFiled: July 8, 2004Date of Patent: July 10, 2007Assignee: Spansion LLCInventors: Inkuk Kang, Hiroyuki Kinoshita, Boon-Yong Ang, Hajime Wada, Simon S Chan, Cinti X Chen
-
Patent number: 7223640Abstract: A semiconductor component having analog and logic circuit elements manufactured from an SOI substrate and a method for manufacturing the semiconductor component. An SOI substrate has a support wafer coupled to an active wafer through an insulating material. Openings are formed in the active wafer, extend through the insulating material, and expose portions of the support wafer. Epitaxial semiconductor material is grown on the exposed portions of the support wafer. Analog circuitry is manufactured from the epitaxially grown semiconductor material and high performance logic circuitry is manufactured from the active wafer. The processing steps for manufacturing the analog circuitry are decoupled from the steps for manufacturing the high performance logic circuitry. A substrate contact is made from a portion of the epitaxially grown semiconductor material that is electrically isolated from the portion in which the analog circuitry is manufactured.Type: GrantFiled: March 3, 2005Date of Patent: May 29, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Mario M. Pelella, Darin A. Chan, Simon S. Chan
-
Patent number: 7144818Abstract: A method of manufacturing an integrated circuit (IC) can utilizes semiconductor substrate configured in accordance with a trench process. The substrate utilizes trenches in a base layer to induce stress in a layer. The substrate can include silicon. The trenches define pillars on a back side of a bulk substrate or base layer of a semiconductor-on-insulator (SOI) wafer.Type: GrantFiled: December 5, 2003Date of Patent: December 5, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Mario M. Pelella, Simon S. Chan
-
Patent number: 7122465Abstract: According to one exemplary embodiment, a method comprises a step of etching a trench in an ILD layer, said trench having sidewalls and a bottom surface. The method further comprises determining a height of the sidewalls of the trench. The method further comprises filling the trench with interconnect metal such the interconnect metal extends above the trench. According to this exemplary embodiment, the method further comprises performing a CMP process to remove a portion of the interconnect metal. In the present invention, the height of the sidewalls of the trench is utilized to control an amount of polishing performed in the CMP process. The remaining portion of interconnect metal in the trench forms an interconnect line, where the thickness of the interconnect line is controlled by utilizing the height of the sidewalls of the trench to control the amount of polishing in the CMP process.Type: GrantFiled: December 2, 2004Date of Patent: October 17, 2006Assignee: Spansion LLCInventors: Boon-Yong Ang, Cinti Xiaohua Chen, Simon S. Chan, Inkuk Kang
-
Method of manufacturing semiconductor device having nickel silicide with reduced interface roughness
Patent number: 6967160Abstract: Nickel silicide formation with significantly reduced interface roughness is achieved by forming a diffusion modulating layer between the underlying silicon and nickel silicide layers. Embodiments include ion implanting nitrogen into the substrate and gate electrode, depositing a thin layer of titanium or tantalum, depositing a layer of nickel, and then heating to form a diffusion modulating layer containing nitrogen at the interface between the underlying silicon and nickel silicide layers.Type: GrantFiled: January 26, 2005Date of Patent: November 22, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Eric Paton, Paul Raymond Besser, Simon S. Chan, Fred Hause -
Patent number: 6873051Abstract: Nickel silicide formation with significantly reduced interface roughness is achieved by forming a diffusion modulating layer between the underlying silicon and nickel silicide layers. Embodiments include ion implanting nitrogen into the substrate and gate electrode, depositing a thin layer of titanium or tantalum, depositing a layer of nickel, and then heating to form a diffusion modulating layer containing nitrogen at the interface between the underlying silicon and nickel silicide layers.Type: GrantFiled: May 31, 2002Date of Patent: March 29, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Eric Paton, Paul Raymond Besser, Simon S. Chan, Fred Hause
-
Patent number: 6867130Abstract: Semiconductor devices exhibiting reduced gate resistance and reduced silicide spiking in source/drain regions are fabricated by forming thin metal silicide layers on the gate electrode and source/drain regions and then selectively resilicidizing the gate electrodes. Embodiments include forming the thin metal silicide layers on the polysilicon gate electrodes and source/drain regions, depositing a dielectric gap filling layer, as by high density plasma deposition, etching back to selectively expose the silicidized polysilicon gate electrodes and resilicidizing the polysilicon gate electrodes to increase the thickness of the metal silicide layers thereon. Embodiments further include resilicidizing the polysilicon gate electrodes including a portion of the upper side surfaces forming mushroom shaped metal silicide layers.Type: GrantFiled: May 28, 2003Date of Patent: March 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Olov B. Karlsson, Simon S. Chan, William G. En, Mark W. Michael
-
Patent number: 6689688Abstract: A method for forming silicide contacts includes forming a layer on silicon-containing active device regions such as source, drain, and gate regions. The layer contains a metal that is capable of forming one or more metal silicides and a material that is soluble in a first metal silicide but not soluble in a second metal silicide, or is more soluble in the first metal silicide than in the second metal silicide. The layer may be formed by vapor deposition methods such as physical vapor deposition, chemical vapor deposition, evaporation, laser ablation, or other deposition method. A method for forming silicide contacts includes forming a metal layer, then implanting the metal layer and/or underlying silicon layer with a material such as that described above. The material may be implanted in the silicon layer prior to formation of the metal layer. Contacts formed include a first metal silicide and a material that is more soluble in a first metal silicide than in a second metal silicide.Type: GrantFiled: June 25, 2002Date of Patent: February 10, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Paul Raymond Besser, Simon S. Chan, David E. Brown, Eric Paton
-
Publication number: 20030235984Abstract: A method for forming silicide contacts includes forming a layer on silicon-containing active device regions such as source, drain, and gate regions. The layer contains a metal that is capable of forming one or more metal silicides and a material that is soluble in a first metal silicide but not soluble in a second metal silicide, or is more soluble in the first metal silicide than in the second metal silicide. The layer may be formed by vapor deposition methods such as physical vapor deposition, chemical vapor deposition, evaporation, laser ablation, or other deposition method. A method for forming silicide contacts includes forming a metal layer, then implanting the metal layer and/or underlying silicon layer with a material such as that described above. The material may be implanted in the silicon layer prior to formation of the metal layer. Contacts formed include a first metal silicide and a material that is more soluble in a first metal silicide than in a second metal silicide.Type: ApplicationFiled: June 25, 2002Publication date: December 25, 2003Inventors: Paul Raymond Besser, Simon S. Chan, David E. Brown, Eric Paton
-
Publication number: 20030235981Abstract: A method for forming silicide contacts includes forming a layer on silicon-containing active device regions such as source, drain, and gate regions. The layer contains a metal that is capable of forming one or more metal suicides and a material that is soluble in a first metal silicide but not soluble in a second metal silicide, or is more soluble in the first metal silicide than in the second metal silicide. The layer may be formed by vapor deposition methods such as physical vapor deposition, chemical vapor deposition, evaporation, laser ablation, or other deposition method. A method for forming silicide contacts includes forming a metal layer, then implanting the metal layer and/or underlying silicon layer with a material such as that described above. The material may be implanted in the silicon layer prior to formation of the metal layer. Contacts formed include a first metal silicide and a material that is more soluble in a first metal silicide than in a second metal silicide.Type: ApplicationFiled: June 25, 2002Publication date: December 25, 2003Inventors: Eric Paton, Paul Raymond Besser, Simon S. Chan, David E. Brown
-
Patent number: 6642119Abstract: The present invention relates to a method of forming a transistor and a transistor structure. The invention comprises forming the transistor using a double silicide process which reduces resistance and reduces the floating-body-effect when employed in conjunction with SOI type device architecture.Type: GrantFiled: August 8, 2002Date of Patent: November 4, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Mario M. Pelella, Shankar Sinha, Simon S. Chan