Patents by Inventor Siping Hu
Siping Hu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230422528Abstract: The present disclosure provides a three-dimensional memory device and a manufacturing method thereof, and a three-dimensional memory. The three-dimensional memory device includes a first memory cell and at least one second memory cell sequentially stacked on the first memory cell. Each memory cell includes a first set of contacts, and a memory array device and a CMOS device that are stacked and electrically connected with each other, and the first set of contacts is disposed on a side of the memory array device facing away from the CMOS device and electrically connected with the CMOS device. The second memory cell further comprises a second set of contacts that is disposed on a side of the CMOS device facing away from the memory array device and electrically connected with the CMOS device.Type: ApplicationFiled: September 8, 2023Publication date: December 28, 2023Inventor: SiPing Hu
-
Patent number: 11842911Abstract: In certain aspects, a method for controlling wafer stress is disclosed. A semiconductor film is formed on a backside of a wafer. The wafer is deformed by stress associated with a front-side semiconductor structure on a front side of the wafer opposite to the backside of the wafer. A laser application region of the semiconductor film is determined. A laser anneal process is performed in the laser application region of the semiconductor film.Type: GrantFiled: September 29, 2021Date of Patent: December 12, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Pengan Yin, Siping Hu, Shu Wu, Lina Miao
-
Patent number: 11798913Abstract: A metal-dielectric bonding method includes providing a first semiconductor structure and a second semiconductor structure. The first semiconductor structure includes: a first semiconductor layer including a complementary metal-oxide-semiconductor device, a first dielectric layer on the first semiconductor layer, and a first metal layer on the first dielectric layer, the first metal layer having a metal bonding surface. The metal bonding surface is planarized and a plasma treatment is applied thereto. The second semiconductor structure includes a second semiconductor layer including a pixel wafer, and a second dielectric layer on the second semiconductor layer, the second dielectric layer having a dielectric bonding surface. The dielectric bonding surface is planarized and a plasma treatment is applied thereto. The first and second semiconductor structures are bonded together by bonding the metal bonding surface with the dielectric bonding surface.Type: GrantFiled: April 12, 2022Date of Patent: October 24, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Siping Hu
-
Publication number: 20230092768Abstract: The present disclosure discloses a three-dimensional (3D) memory, which includes a peripheral wafer and an array wafer. The peripheral wafer includes a first peripheral structure and a second peripheral structure. The array wafer includes a substrate, a structure to be tested and multiple interconnecting portions. The substrate includes a first well region and a second well region. The array wafer includes the structure to be tested which has a first connecting portion, a second connecting portion, and multiple interconnecting portions. The first peripheral structure is connected to the first well region and the first connecting portion of the structure to be tested by the first interconnecting portion and the second interconnecting portion respectively. The second peripheral structure is connected to the second well region and the second connecting portion of the structure to be tested by the third interconnecting portion and the fourth interconnecting portion respectively.Type: ApplicationFiled: August 8, 2022Publication date: March 23, 2023Applicant: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Lan YAO, Lei Xue, Ziqun Hua, Siping Hu, Meng Yan, Pengan Yin, Yucheng Zhang
-
Publication number: 20230062030Abstract: Aspects of the disclosure provide a semiconductor device. In some examples, the semiconductor device includes a seal ring structure surrounding the region. The seal ring structure includes a first wall structure that extends through the silicon layer, and a first length of the first wall structure along a side periphery of the first die is longer than a pitch of contact structures.Type: ApplicationFiled: October 15, 2021Publication date: March 2, 2023Applicant: Yangtze Memory Technologies Co., Ltd.Inventor: SiPing HU
-
Publication number: 20230065535Abstract: A semiconductor device is provided. The semiconductor device includes a first substrate layer having a first side over which devices are formed. In the semiconductor device, a first dielectric structure is formed over the first side of the first substrate layer in which the devices are positioned. The first dielectric structure includes a bottom surface in contact with the first side of the first substrate layer. A portion of the bottom surface of the first dielectric structure is not covered by the first substrate layer. The semiconductor device also includes a first electronic structure positioned over the uncovered portion of the bottom surface of the first dielectric structure such that the first electronic structure and the first substrate layer are positioned at a same side of the bottom surface of the first dielectric structure. The first electronic structure is bonded to the first dielectric structure.Type: ApplicationFiled: October 19, 2021Publication date: March 2, 2023Applicant: Yangtze Memory Technologies Co., Ltd.Inventor: SiPing HU
-
Publication number: 20230062866Abstract: In certain aspects, a method for controlling wafer stress is disclosed. A semiconductor film is formed on a backside of a wafer. The wafer is deformed by stress associated with a front-side semiconductor structure on a front side of the wafer opposite to the backside of the wafer. A laser application region of the semiconductor film is determined. A laser anneal process is performed in the laser application region of the semiconductor film.Type: ApplicationFiled: September 29, 2021Publication date: March 2, 2023Inventors: Pengan Yin, Siping Hu, Shu Wu, Lina Miao
-
Publication number: 20230005876Abstract: A metal-dielectric bonding method includes providing a first semiconductor structure including a first semiconductor layer, a first dielectric layer on the first semiconductor layer, and a first metal layer on the first dielectric layer, where the first metal layer has a metal bonding surface facing away from the first semiconductor layer; planarizing the metal bonding surface; applying a plasma treatment on the metal bonding surface; providing a second semiconductor structure including a second semiconductor layer, and a second dielectric layer on the second semiconductor layer, where the second dielectric layer has a dielectric bonding surface facing away from the second semiconductor layer; planarizing the dielectric bonding surface; applying a plasma treatment on the dielectric bonding surface; and bonding the first semiconductor structure with the second semiconductor structure by bonding the metal bonding surface with the dielectric bonding surface.Type: ApplicationFiled: September 9, 2022Publication date: January 5, 2023Inventor: Siping HU
-
Publication number: 20230005873Abstract: The present invention relates to a semiconductor structure and method of forming the same. The semiconductor structure includes a first substrate and a first bonding layer on a surface of the first substrate, and the material of first bonding layer includes dielectric materials of silicon, nitrogen and carbon, and an atomic concentration of carbon in the first bonding layer gradually increases along with an increase of thickness of the first bonding layer from the surface of first substrate and reaches a maximum atomic concentration of carbon at a surface of the first bonding layer.Type: ApplicationFiled: September 15, 2022Publication date: January 5, 2023Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Jun CHEN, Ziqun HUA, Siping HU, Jiawen WANG, Tao WANG, Jifeng ZHU, Taotao DING, Xinsheng WANG, Hongbin ZHU, Weihua CHENG, Shining YANG
-
Patent number: 11495569Abstract: A metal-dielectric bonding method includes providing a first semiconductor structure including a first semiconductor layer, a first dielectric layer on the first semiconductor layer, and a first metal layer on the first dielectric layer, where the first metal layer has a metal bonding surface facing away from the first semiconductor layer; planarizing the metal bonding surface; applying a plasma treatment on the metal bonding surface; providing a second semiconductor structure including a second semiconductor layer, and a second dielectric layer on the second semiconductor layer, where the second dielectric layer has a dielectric bonding surface facing away from the second semiconductor layer; planarizing the dielectric bonding surface; applying a plasma treatment on the dielectric bonding surface; and bonding the first semiconductor structure with the second semiconductor structure by bonding the metal bonding surface with the dielectric bonding surface.Type: GrantFiled: April 22, 2020Date of Patent: November 8, 2022Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Siping Hu
-
Patent number: 11450653Abstract: Embodiments of bonded 3D memory devices and fabrication methods thereof are disclosed. In an example, a 3D memory device includes a first semiconductor structure and a second semiconductor structure. The first semiconductor structure includes a plurality of first NAND memory strings and a plurality of first BLs. At least one of the first BLs may be conductively connected to a respective one of the first NAND memory strings. The first semiconductor structure also includes a plurality of first conductor layers, and a first bonding layer having a plurality of first bit line bonding contacts conductively connected to the plurality of first BLs and a plurality of first word line bonding contacts conductively connected to the first conductor layers. A second semiconductor structure includes a plurality of second NAND memory strings and a plurality of second BLs.Type: GrantFiled: January 10, 2020Date of Patent: September 20, 2022Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Shiqi Huang, Wei Liu, Bater Chelon, Siping Hu
-
Publication number: 20220246544Abstract: Disclosed are three-dimensional (3D) memory devices and fabricating methods thereof. In some embodiments, a disclosed memory device comprises a wafer structure having a sealing region and a chip region. The wafer structure comprises a substrate, a memory string array on a first side of the substrate in the chip region, a first protection structure and a second protection structure on the first side of the substrate in the sealing region, and a first contact and a second contact extending through the substrate in the sealing region. The first contact is in contact with the first protection structure, and the second contact is in contact with the second protection structure.Type: ApplicationFiled: February 2, 2022Publication date: August 4, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: He CHEN, Shu Wu, Zhen PAN, Siping HU, Yi ZHAO, Ziqun HUA
-
Publication number: 20220238479Abstract: A metal-dielectric bonding method includes providing a first semiconductor structure and a second semiconductor structure. The first semiconductor structure includes: a first semiconductor layer including a complementary metal-oxide-semiconductor device, a first dielectric layer on the first semiconductor layer, and a first metal layer on the first dielectric layer, the first metal layer having a metal bonding surface. The metal bonding surface is planarized and a plasma treatment is applied thereto. The second semiconductor structure includes a second semiconductor layer including a pixel wafer, and a second dielectric layer on the second semiconductor layer, the second dielectric layer having a dielectric bonding surface. The dielectric bonding surface is planarized and a plasma treatment is applied thereto. The first and second semiconductor structures are bonded together by bonding the metal bonding surface with the dielectric bonding surface.Type: ApplicationFiled: April 12, 2022Publication date: July 28, 2022Inventor: Siping HU
-
Publication number: 20220181351Abstract: Three-dimensional (3D) NAND memory devices and methods are provided. In one aspect, a fabrication method includes providing a substrate, forming memory cells over the substrate, depositing a first dielectric layer to cover the memory cells, forming at least one contact pad over the substrate, depositing a second dielectric layer over the at least one contact pad, forming first connecting pads over the second dielectric layer, bonding the first connecting pads with second connecting pads of a peripheral structure, and exposing the at least one contact pad from a back side of the substrate.Type: ApplicationFiled: February 25, 2021Publication date: June 9, 2022Inventors: Yongqing WANG, Siping HU
-
Publication number: 20220181350Abstract: Three-dimensional (3D) NAND memory devices and methods are provided. In one aspect, a fabrication method for a 3D NAND memory device includes providing a substrate, forming at least one contact pad over a first portion of a face side of the substrate, forming memory cells over a second portion of the face side of the substrate, depositing a first dielectric layer to cover the at least one contact pad and the memory cells of, forming a first connecting pads over the first dielectric layer and connected to the at least one contact pad and the memory cells, bonding the first connecting pads with second connecting pads of a peripheral structure, and exposing the at least one contact pad from a back side of the substrate.Type: ApplicationFiled: February 24, 2021Publication date: June 9, 2022Inventors: Yongqing WANG, Siping HU
-
Publication number: 20220068905Abstract: Embodiments of bonded 3D memory devices and fabrication methods thereof are disclosed. In an example, a 3D memory device includes a first semiconductor structure and a second semiconductor structure. The first semiconductor structure includes a plurality of first NAND memory strings and a plurality of first BLs. At least one of the first BLs may be conductively connected to a respective one of the first NAND memory strings. The first semiconductor structure also includes a plurality of first conductor layers, and a first bonding layer having a plurality of first bit line bonding contacts conductively connected to the plurality of first BLs and a plurality of first word line bonding contacts conductively connected to the first conductor layers. A second semiconductor structure includes a plurality of second NAND memory strings and a plurality of second BLs.Type: ApplicationFiled: November 12, 2021Publication date: March 3, 2022Inventors: Shiqi Huang, Wei Liu, Bater Chelon, Siping Hu
-
Patent number: 11233041Abstract: Embodiments of bonded 3D memory devices and fabrication methods thereof are disclosed. In an example, a 3D memory device includes a first semiconductor structure, which includes a plurality of first NAND memory strings, a plurality of first BLs, at least one of the first BLs being conductively connected to a respective one of the first NAND memory strings; and a first bonding layer having a plurality of first bit line bonding contacts conductively connected to the plurality of first BLs, respectively. The 3D memory device further includes a second semiconductor structure, which includes a plurality of second NAND memory strings, a plurality of second BLs, at least one of the second BLs being conductively connected to a respective one of the second NAND memory strings, and a second bonding layer having a plurality of second bit line bonding contacts conductively connected to the plurality of second BLs, respectively.Type: GrantFiled: January 10, 2020Date of Patent: January 25, 2022Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Shiqi Huang, Wei Liu, Bater Chelon, Siping Hu
-
Publication number: 20210398932Abstract: A method of forming a semiconductor structure, including steps of providing a first substrate, and forming a first bonding layer on a surface of the first substrate, wherein a material of the first bonding layer includes dielectric material of silicon, nitrogen and carbon.Type: ApplicationFiled: September 3, 2021Publication date: December 23, 2021Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Jun CHEN, Ziqun HUA, Siping HU, Jiawen WANG, Tao WANG, Jifeng ZHU, Taotao DING, Xinsheng WANG, Hongbin ZHU, Weihua CHENG, Shining YANG
-
Publication number: 20210335745Abstract: The present invention relates to a semiconductor structure and method of forming the same. The semiconductor structure includes a first substrate, a first adhesive/bonding stack on the surface of first substrate, wherein the first adhesive/bonding stack includes at least one first adhesive layer and at least one first bonding layer. The material of first bonding layer includes dielectrics such as silicon, nitrogen and carbon, the material of first adhesive layer includes dielectrics such as silicon and nitrogen, and the first adhesive/bonding stack of semiconductor structure is provided with higher bonding force in bonding process.Type: ApplicationFiled: July 5, 2021Publication date: October 28, 2021Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Jun CHEN, Ziqun HUA, Siping HU, Jiawen WANG, Tao WANG, Jifeng ZHU, Taotao DING, Xinsheng WANG, Hongbin ZHU, Weihua CHENG, Shining YANG
-
Publication number: 20210210459Abstract: A metal-dielectric bonding method includes providing a first semiconductor structure including a first semiconductor layer, a first dielectric layer on the first semiconductor layer, and a first metal layer on the first dielectric layer, where the first metal layer has a metal bonding surface facing away from the first semiconductor layer; planarizing the metal bonding surface; applying a plasma treatment on the metal bonding surface; providing a second semiconductor structure including a second semiconductor layer, and a second dielectric layer on the second semiconductor layer, where the second dielectric layer has a dielectric bonding surface facing away from the second semiconductor layer; planarizing the dielectric bonding surface; applying a plasma treatment on the dielectric bonding surface; and bonding the first semiconductor structure with the second semiconductor structure by bonding the metal bonding surface with the dielectric bonding surface.Type: ApplicationFiled: April 22, 2020Publication date: July 8, 2021Inventor: Siping HU