Patents by Inventor Son Ho
Son Ho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8713391Abstract: A system for testing an integrated circuit, in which the system includes a deserializer, a frame sync module, and a diagnostic module. The deserializer is external to the integrated circuit and is configured to receive messages in a serial data format, wherein the messages include test results associated with the integrated circuit, and deserialize the messages into data frames. The frame sync module is configured to provide control code based on the data frames, wherein the control code includes, in a digital format, status information associated with the messages deserialized into the data frames. The diagnostic module is configured to generate, based on the control code, diagnostic data associated with states of the integrated circuit.Type: GrantFiled: October 28, 2013Date of Patent: April 29, 2014Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 8356223Abstract: A system including a frame capture module, a serializer, and a deserializer. The frame capture module is configured to receive, from a device under test, data corresponding to test results, and package the data into first data frames. The serializer is configured serialize the first data frames to form serial messages that include serialized data. The serializer includes i) a first serial link configured to output the serial messages according to a first clock domain, and ii) a second serial link configured to output the serial messages according to a second clock domain. The deserializer is configured to deserialize the serial messages received on the first serial link and the second serial link to form second data frames.Type: GrantFiled: April 13, 2012Date of Patent: January 15, 2013Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 8161336Abstract: A system receives serial messages from a device under test. The system includes a deserializer configured to i) receive the serial messages and, ii) based on the serial messages, form data frames. A frame sync module is configured to form Joint Task Action Group (JTAG) data bits based on the data frames. A plurality of virtual JTAG test access ports are configured to i) receive the JTAG data bits and ii) shift the JTAG data bits between the plurality of virtual JTAG test access ports.Type: GrantFiled: April 19, 2011Date of Patent: April 17, 2012Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 8074135Abstract: An integrated circuit includes an embedded processor. An embedded in-circuit emulator is located within the embedded processor. The embedded in-circuit emulator performs a test on the integrated circuit. The embedded in-circuit emulator generates a testing result based on the test on the integrated circuit. Trace logic to generate trace data based on the testing result, the trace data being in a parallel format. A serializer is located on the integrated circuit. The serializer converts the parallel format of the trace data into a serial format. The serializer serially outputs the trace data in the serial format from the integrated circuit.Type: GrantFiled: July 9, 2009Date of Patent: December 6, 2011Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 7930604Abstract: A system for receiving serial messages from a device under test includes a deserializer configured to i) receive the serial messages and, ii) based on the serial messages, form data frames. A frame sync module is configured to form Joint Task Action Group (JTAG) data bits based on the data frames. A plurality of virtual JTAG test access ports are configured to i) receive the JTAG data bits and ii) shift the JTAG data bits between the plurality of virtual JTAG test access ports.Type: GrantFiled: May 12, 2010Date of Patent: April 19, 2011Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7873766Abstract: A hard disk drive system comprises an interface that receives test configuration data, that transmits test result data, and that transmits and receives application data. A system on chip (SOC) includes integrated system test (IST) modules. A memory module communicates with the SOC and includes memory and an IST module. One of the IST modules communicates with the interface and is a master IST module that receives the test configuration data and that configures others of the IST modules for testing a component of the hard disk drive system.Type: GrantFiled: July 31, 2007Date of Patent: January 18, 2011Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 7870342Abstract: A memory storage system includes a line cache including a plurality of pages. A first central processing unit (CPU) accesses data stored in the pages of the line cache. A first memory device stores data that is loaded into the line cache when a miss occurs. After an initial miss, the line cache prevents additional misses as long as the first CPU is addressing sequential memory locations of the first memory device. When the miss occurs, n pages of the line cache are loaded with data from sequential locations in the first memory device, wherein n is greater than one. When the CPU requests data from an mth page of the n pages in the line cache, wherein m is greater than one and less than or equal to n, the line cache loads p additional pages with data from sequential locations in the first memory device.Type: GrantFiled: August 21, 2003Date of Patent: January 11, 2011Assignee: Marvell International Ltd.Inventors: Son Ho, Kevin Tonthat, Hai Van, Joseph Sheredy
-
Patent number: 7808262Abstract: A method of making and testing a system on chip (SOC) comprises providing an integrated system test (IST) module in each one of a plurality of SOC components. At least one of the SOC components communicates with an external interface and at least one other of the SOC components. The method includes receiving test configuration data, transmitting test result data, and transmitting and receiving application data via the external interface. The method includes using at least one of the IST modules to receive the test configuration data and configure the IST modules to test the plurality of SOC components.Type: GrantFiled: November 17, 2006Date of Patent: October 5, 2010Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 7721167Abstract: A system for receiving Joint Task Action Group (JTAG) data bits from a device under test includes a deserializer that receives serial messages from the device under test and forms data frames based on the serial messages. A frame sync module communicates with the deserializer and forms JTAG data bits based on the data frames. N virtual JTAG test access ports (VTAPs), each having an input and an output. The N VTAPs are connected in a daisy chain and the input of a first VTAP receives the JTAG data bits from the frame sync module.Type: GrantFiled: May 28, 2008Date of Patent: May 18, 2010Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7590911Abstract: An integrated circuit includes a first deserializer that deserializes serial data containing at least one of test instructions and/or data in a first format. A monitor module communicates with the first deserializer and interprets the test instructions and data using the first format. A frame capture module receives test results according to the interpreted test instructions and data. A first control module communicates with the frame capture module and generates first format control data. The frame capture module packages the test results and the first format control data into frames. A first serializer serializes the frames.Type: GrantFiled: May 17, 2005Date of Patent: September 15, 2009Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7562276Abstract: An integrated circuit (IC) comprises an embedded processor. An embedded in-circuit emulator (ICE) emulates at least one function of the embedded processor, performs at least one of testing and debugging on the IC, and generates testing results based on the at least one of the testing and the debugging. A serializer located on the IC receives the testing results from at least one of the embedded ICE and the embedded processor, serializes the testing results, and serially outputs the testing results from the IC.Type: GrantFiled: May 7, 2007Date of Patent: July 14, 2009Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 7496812Abstract: An interface that communicates with first and second interface modules, an analyzer and an integrated circuit comprises a first path from the first and second interface modules and the analyzer to the integrated circuit. The first path includes a first serializer that serializes at least one of first control data and/or test data from at least one of the first and/or second interface modules. A second path from the integrated circuit to the first and second interface modules and the analyzer includes a high speed deserializer that deserializes serial data containing at least one of test result data and/or second control data from the integrated circuit. A frame sync module synchronizes data from the high speed deserializer to identify frames. The high speed deserializer outputs the second control data to at least one of the first and/or second interface modules. The frame sync module outputs the frames to the analyzer.Type: GrantFiled: May 17, 2005Date of Patent: February 24, 2009Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7496818Abstract: A system is provided that retrieves test information from a target integrated circuit. A serializer receives the test information in a first format and divides and reformats the test information into first and second serial messages. The serializer is located on the target integrated circuit and has a first serial output that sends the first serial message and a second serial output that sends the second serial message. A deserializer communicates with the first and second serial outputs and receives the first and second serial messages. The deserializer retrieves a first portion of the test information from the first serial message, a second portion of the test information from the second serial message, and reconstructs the test information from the first portion and the second portion.Type: GrantFiled: July 11, 2005Date of Patent: February 24, 2009Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7444571Abstract: A system for testing a target integrated circuit comprises a host device that executes a debugging and testing analysis program, that transmits test instructions and data to the integrated circuit and that analyzes received data from the target integrated circuit. A first interface module communicates with the host device and formats the test instructions and data using a first format. A first serializer serializes the test instructions and data. A first deserializer on the target integrated circuit communicates with the first serializer and deserializes the test instructions and data. A control module on the target integrated circuit communicates with the first deserializer, interprets the test instructions and data using the first format. A testing module receives the interpreted test instructions and data from the control module and performs testing and debugging of the target integrated circuit.Type: GrantFiled: February 24, 2005Date of Patent: October 28, 2008Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho, Daniel Smathers
-
Patent number: 7439729Abstract: A hard disk drive system comprises N hard disk drive means for performing hard disk drive functions and is connected in a daisy chain, wherein N is greater than one. The system includes integrated system test (IST) means for testing and that is integrated with a first one of the N hard disk drive means and includes pattern generating means for generating test pattern data and pattern monitoring means for receiving a returned test pattern. The pattern generating means generates test pattern data that is routed from the first one of the N hard disk drive means serially through the remaining ones of the N hard disk drive means and back to the first one of the N hard disk drive means. The pattern monitoring means generates test result data based on returned test data returned to the first one of the N hard disk drive means.Type: GrantFiled: October 5, 2005Date of Patent: October 21, 2008Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Publication number: 20070268036Abstract: A hard disk drive system comprises an interface that receives test configuration data, that transmits test result data, and that transmits and receives application data. A system on chip (SOC) includes integrated system test (IST) modules. A memory module communicates with the SOC and includes memory and an IST module. One of the IST modules communicates with the interface and is a master IST module that receives the test configuration data and that configures others of the IST modules for testing a component of the hard disk drive system.Type: ApplicationFiled: July 31, 2007Publication date: November 22, 2007Inventors: Saeed Azimi, Son Ho
-
Patent number: 7253652Abstract: A system on chip (SOC), comprises an external interface that receives test configuration data, transmits test result data, and that transmits and receives application data. A plurality of SOC components, each including an integrated system test (IST) module, wherein at least one of the SOC components includes a controller that communicates with the external interface. At least one of the plurality of SOC components communicates with the controller. At least one of the IST modules is a master IST module that receives the test configuration data and configures the IST modules for testing the plurality of SOC components.Type: GrantFiled: October 5, 2005Date of Patent: August 7, 2007Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 7250784Abstract: A hard disk drive system includes an external interface that receives test configuration data, that transmits test result data, and that transmits and receives application data. The hard disk drive system includes a system on chip (SOC) that includes a controller and a read/write channel that communicates with the controller and that includes an integrated system test (IST) module that communicates with the external interface. A memory module communicates with the SOC and includes memory and an IST module. The hard disk drive system includes a spindle/voice coil motor driver module that includes an IST module. At least one of the IST modules is a master IST module that receives the test configuration data and that configures the IST modules for testing at least one of the controller, the read/write channel, and the memory module.Type: GrantFiled: July 26, 2005Date of Patent: July 31, 2007Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 7250751Abstract: A system comprises a printed circuit board (PCB). A system on chip (SOC) mounted on the PCB includes a controller that communicates with an external interface that receives test configuration data, transmits test result data, and transmits and receives application data. At least one chip mounted to the PCB, wherein the SOC comprises an SOC component that includes an integrated system test (IST) module. At least one chip comprises a chip component that includes an integrated system test (IST) module. At least one of the SOC component and the chip component, communicates with the controller. At least one of the IST modules is a master IST module that receives the test configuration data and configures the IST modules for testing at least one of the SOC component and the chip component.Type: GrantFiled: October 5, 2005Date of Patent: July 31, 2007Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho
-
Patent number: 7216276Abstract: An integrated circuit which utilizes a serial trace output interface instead of the known parallel trace output interface for transferring test data from the integrated circuit, thereby reducing the number of pins needed for outputting test data. Specifically, a preferred embodiment of the present invention uses a serializer/deserializer (SERDES) interface which captures output testing data in frames, serializes the framed data, and outputs the serialized data on at least one pin. The output serialized data is deserialized, and the deserialized data is synchronized in order to find the frame boundaries. The synchronized frames are then unpacked to retrieve the original testing data. Another preferred embodiment of the present invention uses a bi-directional SERDES both for inputting testing and debugging instructions and data from the analysis software and for outputting testing and debugging results and data to the analysis software.Type: GrantFiled: February 27, 2003Date of Patent: May 8, 2007Assignee: Marvell International Ltd.Inventors: Saeed Azimi, Son Ho