Patents by Inventor Sreeram Subramanyam Nasum
Sreeram Subramanyam Nasum has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11841810Abstract: A communication interface buffer comprises: a data bus connection adapted to be coupled to a bus interface contact; and a ground. The communication interface buffer also comprises an output transistor with a first current terminal, a second current terminal and a control terminal, the first current terminal coupled to the data bus connection, the second current terminal coupled to ground, and the control terminal adapted to receive a drive signal. The communication interface buffer also comprises a control circuit coupled to the control terminal of the output transistor, wherein the control circuit is configured to: turn off the output transistor during a first interval that starts when the data bus connection is coupled to the bus interface contact; and turn on the output transistor after the first interval is complete.Type: GrantFiled: April 29, 2021Date of Patent: December 12, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Suvadip Banerjee, Sreeram Subramanyam Nasum, Anant Shankar Kamath
-
Publication number: 20230378624Abstract: A device includes a transformer having primary windings and secondary windings, and a transmit circuit coupled to the primary windings. The transmit circuit is configured to receive an input signal, and provide a carrier signal to the primary windings responsive to the input signal. The device also includes a receive circuit coupled to the secondary windings. The receive circuit is configured to receive the carrier signal from the secondary windings, and provide an output signal responsive to the carrier signal. The receive circuit includes a variable capacitor coupled in parallel to the secondary windings, and a spread spectrum modulation circuit configured to modulate a capacitance of the variable capacitor.Type: ApplicationFiled: May 23, 2022Publication date: November 23, 2023Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Sreeram Subramanyam NASUM, Kashyap Barot
-
Patent number: 11688672Abstract: An electronic device having a package structure with conductive leads, first and second dies in the package structure, as well as first and second conductive plates electrically coupled to the respective first and second dies and having respective first and second sides spaced apart from and directly facing one another with a portion of the package structure extending between the first side of the first conductive plate and the second side of the second conductive plate to form a capacitor. No other side of the first conductive plate directly faces a side of the second conductive plate, and no other side of the second conductive plate directly faces a side of the first conductive plate.Type: GrantFiled: November 16, 2021Date of Patent: June 27, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vijaylaxmi Khanolkar, Sreeram Subramanyam Nasum, Tarunvir Singh
-
Patent number: 11552619Abstract: An apparatus includes a first control circuit having an output and including a first comparator and a second control circuit coupled to the output of the first control circuit. The second control circuit includes a second comparator configured to: compare a first value to a reference frequency value, the first value indicating a frequency of a signal at the output of the first control circuit; and provide an adjustment value to change a hysteresis window of the first comparator.Type: GrantFiled: July 15, 2021Date of Patent: January 10, 2023Assignee: Texas Instruments IncorporatedInventors: Kashyap Jayendra Barot, Suvadip Banerjee, Sreeram Subramanyam Nasum
-
Publication number: 20220148912Abstract: In described examples of an integrated circuit (IC) there is a substrate of semiconductor material having a first region with a first transistor formed therein and a second region with a second transistor formed therein. An isolation trench extends through the substrate and separates the first region of the substrate from the second region of the substrate. An interconnect region having layers of dielectric is disposed on a top surface of the substrate. A dielectric polymer is disposed in the isolation trench and in a layer over the backside surface of the substrate. An edge of the polymer layer is separated from the perimeter edge of the substrate by a space.Type: ApplicationFiled: January 25, 2022Publication date: May 12, 2022Inventors: Scott Robert Summerfelt, Thomas Dyer Bonifield, Sreeram Subramanyam Nasum, Peter Smeys, Benjamin Stassen Cook
-
Publication number: 20220107909Abstract: A communication interface buffer comprises: a data bus connection adapted to be coupled to a bus interface contact; and a ground. The communication interface buffer also comprises an output transistor with a first current terminal, a second current terminal and a control terminal, the first current terminal coupled to the data bus connection, the second current terminal coupled to ground, and the control terminal adapted to receive a drive signal. The communication interface buffer also comprises a control circuit coupled to the control terminal of the output transistor, wherein the control circuit is configured to: turn off the output transistor during a first interval that starts when the data bus connection is coupled to the bus interface contact; and turn on the output transistor after the first interval is complete.Type: ApplicationFiled: April 29, 2021Publication date: April 7, 2022Inventors: Suvadip BANERJEE, Sreeram Subramanyam NASUM, Anant Shankar KAMATH
-
Publication number: 20220077788Abstract: DC-DC power converter architecture is disclosed. In an example, an integrated circuit includes an H-bridge switching circuit operatively coupled with a transformer. The switching circuit is compensated to account for parasitic differences between the high-side (power) and low-side (ground). For instance, PMOS transistors connected to the high-side are sized larger to substantially match on-resistance of NMOS transistors connected to the low-side (e.g., such that the on-resistances are all within a tolerance of one another, or within a tolerance of a target on-resistance value), and the NMOS transistors include additional gate-drain capacitance to substantially match gate-drain capacitance of the larger PMOS transistors (e.g., such that the gate-drain capacitances are all within a tolerance of one another, or within a tolerance of a target gate-drain capacitance value).Type: ApplicationFiled: April 21, 2021Publication date: March 10, 2022Inventors: Tarunvir Singh, Suvadip Banerjee, Sreeram Subramanyam Nasum
-
Publication number: 20220077038Abstract: An electronic device having a package structure with conductive leads, first and second dies in the package structure, as well as first and second conductive plates electrically coupled to the respective first and second dies and having respective first and second sides spaced apart from and directly facing one another with a portion of the package structure extending between the first side of the first conductive plate and the second side of the second conductive plate to form a capacitor. No other side of the first conductive plate directly faces a side of the second conductive plate, and no other side of the second conductive plate directly faces a side of the first conductive plate.Type: ApplicationFiled: November 16, 2021Publication date: March 10, 2022Inventors: Vijaylaxmi Khanolkar, Sreeram Subramanyam Nasum, Tarunvir Singh
-
Patent number: 11251138Abstract: In described examples of an integrated circuit (IC) there is a substrate of semiconductor material having a first region with a first transistor formed therein and a second region with a second transistor formed therein. An isolation trench extends through the substrate and separates the first region of the substrate from the second region of the substrate. An interconnect region having layers of dielectric is disposed on a top surface of the substrate. A dielectric polymer is disposed in the isolation trench and in a layer over the backside surface of the substrate. An edge of the polymer layer is separated from the perimeter edge of the substrate by a space.Type: GrantFiled: December 17, 2019Date of Patent: February 15, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Scott Robert Summerfelt, Thomas Dyer Bonifield, Sreeram Subramanyam Nasum, Peter Smeys, Benjamin Stassen Cook
-
Publication number: 20220038079Abstract: An apparatus includes a first control circuit having an output and including a first comparator and a second control circuit coupled to the output of the first control circuit. The second control circuit includes a second comparator configured to: compare a first value to a reference frequency value, the first value indicating a frequency of a signal at the output of the first control circuit; and provide an adjustment value to change a hysteresis window of the first comparator.Type: ApplicationFiled: July 15, 2021Publication date: February 3, 2022Inventors: Kashyap Jayendra Barot, Suvadip Banerjee, Sreeram Subramanyam Nasum
-
Patent number: 11237581Abstract: A low-dropout voltage system comprising a current supply with a transistor circuitry, a mode switch capacitor, and a decoupling capacitor, wherein the mode switch capacitor facilitates the low-drop voltage system to swiftly transition from a low mode with a minimal to no transient current output to a high mode with a transient current of about 6 mA by dynamically biasing the transistor circuitry while limiting a voltage or current draw from an external power source.Type: GrantFiled: December 26, 2019Date of Patent: February 1, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Niranjan Shankar, Sreeram Subramanyam Nasum
-
Patent number: 11205611Abstract: An electronic device having a package structure with conductive leads, first and second dies in the package structure, as well as first and second conductive plates electrically coupled to the respective first and second dies and having respective first and second sides spaced apart from and directly facing one another with a portion of the package structure extending between the first side of the first conductive plate and the second side of the second conductive plate to form a capacitor. No other side of the first conductive plate directly faces a side of the second conductive plate, and no other side of the second conductive plate directly faces a side of the first conductive plate.Type: GrantFiled: June 15, 2020Date of Patent: December 21, 2021Assignee: Texas Instruments IncorporatedInventors: Vijaylaximi Khanolkar, Sreeram Subramanyam Nasum, Tarunvir Singh
-
Publication number: 20210391240Abstract: An electronic device having a package structure with conductive leads, first and second dies in the package structure, as well as first and second conductive plates electrically coupled to the respective first and second dies and having respective first and second sides spaced apart from and directly facing one another with a portion of the package structure extending between the first side of the first conductive plate and the second side of the second conductive plate to form a capacitor. No other side of the first conductive plate directly faces a side of the second conductive plate, and no other side of the second conductive plate directly faces a side of the first conductive plate.Type: ApplicationFiled: June 15, 2020Publication date: December 16, 2021Inventors: Vijaylaximi Khanolkar, Sreeram Subramanyam Nasum, Tarunvir Singh
-
Patent number: 11038461Abstract: A digital isolator comprising a set of bipolar transistors and an inductor capacitor (LC) oscillator coupled to the set of bipolar transistors in series, wherein the LC oscillator is configured to be turned on and off based on the current applied to the set of bipolar transistors or the LC oscillator and generate a set of differential signals based on the current flowing through the set of bipolar transistors and mimicking the operational characteristics of an optocoupler.Type: GrantFiled: August 20, 2020Date of Patent: June 15, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tarunvir Singh, Kumar Anurag Shrivastava, Somshubhra Paul, Sreeram Subramanyam Nasum
-
Patent number: 10978135Abstract: An encoding and transmitting system for a digital isolator system includes a transmitter for transmitting combined edge indicator signals through an isolation barrier, an encoder for generating the combined edge indicator signals based on first and second signals, a refresh clock generator for generating a refresh clock signal based on the first signal, and a refresh edge generator for masking at least a portion of the refresh clock signal, such that the portion of the refresh clock signal is not reflected in the second signal. The isolation barrier of the digital isolator system may be a capacitive isolation barrier for galvanically isolating a receiver from the transmitter. If desired, the refresh edge generator may include a refresh mask generator, one or more logic gates, and a glitch filter. A method of operating a digital isolator system is also described.Type: GrantFiled: February 18, 2020Date of Patent: April 13, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sreeram Subramanyam Nasum, Niranjan Shankar, Kumar Anurag Shrivastava, Kashyap Barot
-
Patent number: 10957655Abstract: An IC includes a substrate including metal levels thereon including a top and bottom metal level with at least a transmit (Tx) circuit and receive (Rx) circuit each having ?1 isolation capacitor and an inductor. A scribe seal around the IC includes a first portion around the Tx circuit and second portion around the Rx circuit, utilizing ?2 of the metal levels including at least an outer metal stack. The Tx and Rx circuits are side-by-side along a direction that defines a length for the scribe seal. The outer metal stack includes a neck region between the scribe seal portions including a shorting structure including metal level(s) for shorting together the outer metal stack of the scribe seal portions. An optional routing pass-through isolated from the shorting structure includes other metal layers connecting through the neck region between node(s) within the first and second scribe seal portion.Type: GrantFiled: March 4, 2019Date of Patent: March 23, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sreeram Subramanyam Nasum, Kumar Anurag Shrivastava, Jeffrey Alan West
-
Publication number: 20200382057Abstract: A digital isolator comprising a set of bipolar transistors and an inductor capacitor (LC) oscillator coupled to the set of bipolar transistors in series, wherein the LC oscillator is configured to be turned on and off based on the current applied to the set of bipolar transistors or the LC oscillator and generate a set of differential signals based on the current flowing through the set of bipolar transistors and mimicking the operational characteristics of an optocoupler.Type: ApplicationFiled: August 20, 2020Publication date: December 3, 2020Inventors: Tarunvir SINGH, Kumar Anurag SHRIVASTAVA, Somshubhra PAUL, Sreeram Subramanyam NASUM
-
Patent number: 10840013Abstract: A device includes a transformer that further includes a primary and a secondary windings. A switch is coupled to the primary winding, and this switch is controlled by the received digital input signal. An oscillator is further formed on the secondary winding where the oscillator oscillates in response to variations of the received input signal. A detector coupled to the oscillator will then detect the oscillations in response to the variations of the received input signal. Thereafter, the detector generates a digital output based on the detected oscillations.Type: GrantFiled: May 22, 2018Date of Patent: November 17, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sreeram Subramanyam Nasum, Tarunvir Singh, Suvadip Banerjee, Kumar Anurag Shrivastava
-
Patent number: 10819543Abstract: An isolator chip includes a transmitter circuit coupled to provide differential output signals to respective first terminals of a first and a second capacitor and a receiver circuit coupled to receive the differential output signals from respective second terminals of the first and second capacitors. The transmitter circuit includes a voltage-clamping circuit coupled to receive an input signal and to provide a clamped signal, an oscillator coupled to receive the clamped signal and to provide the differential output signals, and a common mode transient immunity (CMTI) circuit that couples respective first terminals of the first and second capacitors to a lower rail responsive to the clamped signal being low.Type: GrantFiled: November 17, 2016Date of Patent: October 27, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sudhir Komarla Adinarayana, Sreenivasa S Mallia, Sreeram Subramanyam Nasum
-
Publication number: 20200333815Abstract: A low-dropout voltage system comprising a current supply (320) with a transistor circuitry (MP1˜MP5, MN1˜MN5), a mode switch capacitor (340), and a decoupling capacitor (350), wherein the mode switch capacitor (340) facilitates the low-drop voltage system to swiftly transition from a low mode with a minimal to no transient current output to a high mode with a transient current of about 6 mA by dynamically biasing the transistor circuitry (MP3˜MP5, MN1˜MN5) while limiting a voltage or current draw from an external power source.Type: ApplicationFiled: December 26, 2019Publication date: October 22, 2020Inventors: Niranjan SHANKAR, Sreeram Subramanyam NASUM