Patents by Inventor Sreeram Subramanyam Nasum
Sreeram Subramanyam Nasum has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10804845Abstract: For communication across a capacitively coupled channel, an example circuit includes a first plate substantially parallel to a substrate, forming a first capacitance intermediate the first plate and the substrate. A second plate is substantially parallel to the substrate and the first plate, the first plate intermediate the substrate and the second plate. A third plate is substantially parallel to the substrate, forming a second capacitance intermediate the third plate and the substrate. A fourth plate is substantially parallel to the substrate and the third plate, the third plate intermediate the substrate and the fourth plate. An inductor is connected to the first plate and the third plate, the inductor to, in combination with the first capacitance and the second capacitance, form an LC amplifier.Type: GrantFiled: October 14, 2019Date of Patent: October 13, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Subhashish Mukherjee, Kumar Anurag Shrivastava, Sreeram Subramanyam Nasum
-
Patent number: 10790782Abstract: A digital isolator comprising a set of bipolar transistors and an inductor capacitor (LC) oscillator coupled to the set of bipolar transistors in series, wherein the LC oscillator is configured to be turned on and off based on the current applied to the set of bipolar transistors or the LC oscillator and generate a set of differential signals based on the current flowing through the set of bipolar transistors and mimicking the operational characteristics of an optocoupler.Type: GrantFiled: December 18, 2018Date of Patent: September 29, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tarunvir Singh, Kumar Anurag Shrivastava, Somshubhra Paul, Sreeram Subramanyam Nasum
-
Publication number: 20200279602Abstract: An encoding and transmitting system for a digital isolator system includes a transmitter for transmitting combined edge indicator signals through an isolation barrier, an encoder for generating the combined edge indicator signals based on first and second signals, a refresh clock generator for generating a refresh clock signal based on the first signal, and a refresh edge generator for masking at least a portion of the refresh clock signal, such that the portion of the refresh clock signal is not reflected in the second signal. The isolation barrier of the digital isolator system may be a capacitive isolation barrier for galvanically isolating a receiver from the transmitter. If desired, the refresh edge generator may include a refresh mask generator, one or more logic gates, and a glitch filter. A method of operating a digital isolator system is also described.Type: ApplicationFiled: February 18, 2020Publication date: September 3, 2020Inventors: Sreeram Subramanyam NASUM, Niranjan SHANKAR, Kumar Anurag SHRIVASTAVA, Kashyap BAROT
-
Patent number: 10761111Abstract: A system includes a controller for automated test equipment (ATE) contactor to interface with a device under test (DUT) including a power converter having a primary and secondary side, each side has an input/output (I/O) pin. The controller causes the ATE contactor to apply a load current on the secondary side of the power converter at a first value and vary the load current to a second value. The contactor receives first and second indications, at the first and second load currents, of a voltage on the primary side I/O pin, a voltage on the primary side of the power converter, an input current on the primary side of the power converter, a voltage on the secondary side I/O pin, and a voltage on the secondary side of the power converter. The controller determines a primary and secondary side ATE contactor resistances based on the first and second indications.Type: GrantFiled: May 24, 2018Date of Patent: September 1, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Arun Adoni, Suvadip Banerjee, Sreeram Subramanyam Nasum, Prajkta Vyavahare
-
Publication number: 20200203290Abstract: In described examples of an integrated circuit (IC) there is a substrate of semiconductor material having a first region with a first transistor formed therein and a second region with a second transistor formed therein. An isolation trench extends through the substrate and separates the first region of the substrate from the second region of the substrate. An interconnect region having layers of dielectric is disposed on a top surface of the substrate. A dielectric polymer is disposed in the isolation trench and in a layer over the backside surface of the substrate. An edge of the polymer layer is separated from the perimeter edge of the substrate by a space.Type: ApplicationFiled: December 17, 2019Publication date: June 25, 2020Inventors: Scott Robert Summerfelt, Thomas Dyer Bonifield, Sreeram Subramanyam Nasum, Peter Smeys, Benjamin Stassen Cook
-
Publication number: 20200185336Abstract: An IC includes a substrate including metal levels thereon including a top and bottom metal level with at least a transmit (Tx) circuit and receive (Rx) circuit each having ?1 isolation capacitor and an inductor. A scribe seal around the IC includes a first portion around the Tx circuit and second portion around the Rx circuit, utilizing ?2 of the metal levels including at least an outer metal stack. The Tx and Rx circuits are side-by-side along a direction that defines a length for the scribe seal. The outer metal stack includes a neck region between the scribe seal portions including a shorting structure including metal level(s) for shorting together the outer metal stack of the scribe seal portions. An optional routing pass-through isolated from the shorting structure includes other metal layers connecting through the neck region between node(s) within the first and second scribe seal portion.Type: ApplicationFiled: March 4, 2019Publication date: June 11, 2020Applicant: Texas Instruments IncorporatedInventors: Sreeram Subramanyam Nasum, Kumar Anurag Shrivastava, Jeffrey Alan West
-
Publication number: 20200168534Abstract: In some examples, a multi-chip module (MCM), comprises a first and a second die-attach pad (DAP); a first die comprising a first set of microelectronic devices; a second die comprising a first capacitor and a second capacitor; and a third die comprising a second set of microelectronic devices, where the first and second dies are positioned on the first DAP, and the third die is positioned on the second DAP. The first set of microelectronic devices couples to the first capacitor via a first inter-die connection and the second set of microelectronic devices couples to the second capacitor via a second inter-die connection.Type: ApplicationFiled: November 28, 2018Publication date: May 28, 2020Inventors: Thomas Dyer BONIFIELD, Sreeram Subramanyam NASUM, Robert H. EKLUND, Jeffrey Alan WEST, Byron Lovell WILLIAMS, Elizabeth Costner STEWART
-
Patent number: 10644663Abstract: A low power radio frequency (RF) signal detector comprising a set of transistors, a bias input circuitry configured to apply bias to each of the set of transistors, and a differential signal input circuitry configured to apply a pair of differential signals to the set of transistors, wherein the pair of differential signals increases or decreases bias applied to the set of transistors to achieve low power, high frequency RF signal detection.Type: GrantFiled: December 14, 2018Date of Patent: May 5, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Kumar Anurag Shrivastava, Sreeram Subramanyam Nasum
-
Publication number: 20200136576Abstract: A low power radio frequency (RF) signal detector comprising a set of transistors, a bias input circuitry configured to apply bias to each of the set of transistors, and a differential signal input circuitry configured to apply a pair of differential signals to the set of transistors, wherein the pair of differential signals increases or decreases bias applied to the set of transistors to achieve low power, high frequency RF signal detection.Type: ApplicationFiled: December 14, 2018Publication date: April 30, 2020Inventors: Kumar Anurag SHRIVASTAVA, Sreeram Subramanyam NASUM
-
Publication number: 20200119689Abstract: A digital isolator comprising a set of bipolar transistors and an inductor capacitor (LC) oscillator coupled to the set of bipolar transistors in series, wherein the LC oscillator is configured to be turned on and off based on the current applied to the set of bipolar transistors or the LC oscillator and generate a set of differential signals based on the current flowing through the set of bipolar transistors and mimicking the operational characteristics of an optocoupler.Type: ApplicationFiled: December 18, 2018Publication date: April 16, 2020Inventors: Tarunvir SINGH, Kumar Anurag SHRIVASTAVA, Somshubhra PAUL, Sreeram Subramanyam NASUM
-
Publication number: 20200044605Abstract: For communication across a capacitively coupled channel, an example circuit includes a first plate substantially parallel to a substrate, forming a first capacitance intermediate the first plate and the substrate. A second plate is substantially parallel to the substrate and the first plate, the first plate intermediate the substrate and the second plate. A third plate is substantially parallel to the substrate, forming a second capacitance intermediate the third plate and the substrate. A fourth plate is substantially parallel to the substrate and the third plate, the third plate intermediate the substrate and the fourth plate. An inductor is connected to the first plate and the third plate, the inductor to, in combination with the first capacitance and the second capacitance, form an LC amplifier.Type: ApplicationFiled: October 14, 2019Publication date: February 6, 2020Inventors: Subhashish Mukherjee, Kumar Anurag Shrivastava, Sreeram Subramanyam Nasum
-
Publication number: 20190362890Abstract: A device [200, para. 16] includes a transformer [206, para. 16] that further includes a primary [208, para. 16] and a secondary [210, para. 16] windings. A switch [212, para. 20] is coupled to the primary winding, and this switch is controlled by the received digital input signal. An oscillator [216, para. 17] is further formed on the secondary winding where the oscillator oscillates in response to variations of the received input signal. [para. 19] A detector [218, para. 17] coupled to the oscillator will then detect the oscillations in response to the variations of the received input signal. Thereafter, the detector generates a digital output [108, para. 14] based on the detected oscillations. [para.Type: ApplicationFiled: May 22, 2018Publication date: November 28, 2019Inventors: Sreeram Subramanyam Nasum, Tarunvir Singh, Suvadip Banerjee, Kumar Anurag Shrivastava
-
Patent number: 10447202Abstract: Apparatus for communication across a capacitively coupled channel are disclosed herein. An example circuit includes a first plate substantially parallel to a substrate, thereby forming a first capacitance intermediate the first plate and the substrate. A second plate is substantially parallel to the substrate and the first plate, the first plate intermediate the substrate and the second plate. A third plate is substantially parallel to the substrate, thereby forming a second capacitance intermediate the third plate and the substrate. A fourth plate is substantially parallel to the substrate and the third plate, the third plate intermediate the substrate and the fourth plate. An inductor is connected to the first plate and the third plate, the inductor to, in combination with the first capacitance and the second capacitance, form an LC amplifier.Type: GrantFiled: February 8, 2017Date of Patent: October 15, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Subhashish Mukherjee, Kumar Anurag Shrivastava, Sreeram Subramanyam Nasum
-
Publication number: 20180340961Abstract: A system includes a controller for automated test equipment (ATE) contactor to interface with a device under test (DUT) including a power converter having a primary and secondary side, each side has an input/output (I/O) pin. The controller causes the ATE contactor to apply a load current on the secondary side of the power converter at a first value and vary the load current to a second value. The contactor receives first and second indications, at the first and second load currents, of a voltage on the primary side I/O pin, a voltage on the primary side of the power converter, an input current on the primary side of the power converter, a voltage on the secondary side I/O pin, and a voltage on the secondary side of the power converter. The controller determines a primary and secondary side ATE contactor resistances based on the first and second indications.Type: ApplicationFiled: May 24, 2018Publication date: November 29, 2018Inventors: Arun ADONI, Suvadip BANERJEE, Sreeram Subramanyam NASUM, Prajkta VYAVAHARE
-
Publication number: 20180226920Abstract: Apparatus for communication across a capacitively coupled channel are disclosed herein. An example circuit includes a first plate substantially parallel to a substrate, thereby forming a first capacitance intermediate the first plate and the substrate. A second plate is substantially parallel to the substrate and the first plate, the first plate intermediate the substrate and the second plate. A third plate is substantially parallel to the substrate, thereby forming a second capacitance intermediate the third plate and the substrate. A fourth plate is substantially parallel to the substrate and the third plate, the third plate intermediate the substrate and the fourth plate. An inductor is connected to the first plate and the third plate, the inductor to, in combination with the first capacitance and the second capacitance, form an LC amplifier.Type: ApplicationFiled: February 8, 2017Publication date: August 9, 2018Inventors: Subhashish Mukherjee, Kumar Anurag Shrivastava, Sreeram Subramanyam Nasum
-
Publication number: 20170201399Abstract: An isolator chip includes a transmitter circuit coupled to provide differential output signals to respective first terminals of a first and a second capacitor and a receiver circuit coupled to receive the differential output signals from respective second terminals of the first and second capacitors. The transmitter circuit includes a voltage-clamping circuit coupled to receive an input signal and to provide a clamped signal, an oscillator coupled to receive the clamped signal and to provide the differential output signals, and a common mode transient immunity (CMTI) circuit that couples respective first terminals of the first and second capacitors to a lower rail responsive to the clamped signal being low.Type: ApplicationFiled: November 17, 2016Publication date: July 13, 2017Inventors: Sudhir Komarla Adinarayana, Sreenivasa S. Mallia, Sreeram Subramanyam Nasum