Patents by Inventor Srinivas T. Reddy
Srinivas T. Reddy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6107820Abstract: Redundant circuitry is provided for a programmable logic device that uses an interleaved input multiplexer circuit arrangement. The programmable logic device has at least one row of logic regions and has multiple columns, each of which contains one of the interleaved input multiplexers and one of the logic regions. A set of conductors associated with the row of logic regions is used to convey signals between the logic regions. Each interleaved logic region distributes logic signals from the conductors in the row to two adjacent logic regions. Bypass circuitry is provided in each column for bypassing the interleaved input multiplexer and logic region in that column. If a defect is detected in a column during testing of the device, the manufacturer can repair the device using the bypass circuitry to bypass that column. Spare logic is provided to replace the circuitry lost when a defective column is bypassed.Type: GrantFiled: May 20, 1998Date of Patent: August 22, 2000Assignee: Altera CorporationInventors: David E. Jefferson, Srinivas T. Reddy
-
Patent number: 6107824Abstract: Programmable interconnection group arrangements for selectively interconnecting logic on a programmable logic device are provided. Interconnection groups may be programmed to route signals between the various conductors on the device, and to route signals from various logic regions on the device to the various conductors. The interconnection groups provide routing flexibility and efficiency without using excessive amounts of interconnection resources.Type: GrantFiled: May 28, 1998Date of Patent: August 22, 2000Assignee: Altera CorporationInventors: Srinivas T. Reddy, Ketan Zaveri, Christopher F. Lane, Andy L. Lee, Cameron R. McClintock, Bruce B. Pedersen, Manuel Mejia, Richard G. Cliff
-
Patent number: 6107825Abstract: A programmable logic device has a plurality of conductors extending around its periphery for use in providing at least some of the signals needed for control of input/output ("I/O") pins which are also disposed around the periphery of the device. These control signals may include clock signals, output enable signals, clock enable signals, clear signals, or the like. The conductors that thus extend around the periphery are segmented into plural segments that can either be used independently of one another or programmably stitched together and therefore used together.Type: GrantFiled: May 29, 1998Date of Patent: August 22, 2000Assignee: Altera CorporationInventors: Christopher F. Lane, Srinivas T. Reddy, Andy L. Lee, David Edward Jefferson
-
Patent number: 6069487Abstract: In order to facilitate the performance of multiplications in programmable logic devices, individual logic modules of such devices are constructed so that one logic module can perform (at least) both one place of binary multiplication and one place of full binary addition. This makes it possible to reduce the number of logic modules that are required to perform a multiplication. It also reduces the number of inter-module connections employed in a multiplication, thereby tending to decrease the time required to perform a multiplication.Type: GrantFiled: June 9, 1998Date of Patent: May 30, 2000Assignee: Altera CorporationInventors: Christopher F. Lane, Srinivas T. Reddy, Richard G. Cliff, Ketan H. Zaveri, Bruce B. Pedersen, Kerry Veenstra
-
Patent number: 6052327Abstract: A dual-port programmable logic device memory array is provided. Selectable-size data words may be written to and read from the array concurrently. Data is written into the array using write column decoder and data selection logic. The size of the data words handled by the write column decoder and data selection logic is controlled by mode select signals. Data is read from the array using read column decoder and data selection logic. The size of the data words handled by the read column decoder and data selection logic is also controlled by mode select signals. The write column decoder and data selection logic may be used to write data into the memory array at one selected location at the same time that the read column decoder and data selection logic is used to read data from the array at another selected location. A write row address decoder and a read row address decoder are used to independently address individual rows of memory cells in the memory array during writing and reading, respectively.Type: GrantFiled: June 30, 1998Date of Patent: April 18, 2000Assignee: Altera CorporationInventors: Srinivas T. Reddy, Christopher F. Lane, Manuel Mejia, Richard G. Cliff, Kerry Veenstra
-
Patent number: 6049225Abstract: In a programmable logic array integrated circuit device, various techniques are used to increase the flexibility with which the core logic of the device can be connected to the input and/or output pins of the device. While the techniques shown greatly increase circuit flexibility, they avoid the unnecessary overhead of interconnectivity which is completely general.Type: GrantFiled: February 13, 1998Date of Patent: April 11, 2000Assignee: Altera CorporationInventors: Joseph Huang, Richard G. Cliff, Srinivas T. Reddy
-
Patent number: 6037829Abstract: A look-up table circuit implemented with MOS transistors that uses combinational logic to generate signals that enable the transistors. A circuit using 16 inputs and 4 select lines is disclosed. Two of the select lines are used as inputs to combinational logic including four NOR gates to generate enable signals for transistors in a third stage of the circuit. This produces a reduction in the propagation delay of a signal from the input to the output of the look-up table circuit.Type: GrantFiled: January 25, 1996Date of Patent: March 14, 2000Assignee: Altera CorporationInventors: Srinivas T. Reddy, Anil Gupta
-
Patent number: 5986470Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of interesting rows and columns. Interconnection conductors are associated with each row and column. The interconnection conductors associated with each row include some that extend continuously along the entire length of the row and some that extend continuously along only the left or right half of the row. To increase the flexibility with which the logic regions can be connected to the row and column conductors, adjacent regions are paired and circuitry is provided for allowing the outputs of each pair to be swapped for driving the row and column conductors. Registers in logic regions can still be used for other purposes when not being used to register the main combinatorial outputs of the logic regions. Many other enhanced features are also provided.Type: GrantFiled: November 14, 1997Date of Patent: November 16, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Srinivas T. Reddy, Rina Raman, L. Todd Cope, Joseph Huang, Bruce B. Pedersen
-
Patent number: 5982195Abstract: A programmable logic device has regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of such regions. Horizontal interconnection conductors are associated with each row, and vertical interconnection conductors are associated with each column. Local conductors are interspersed between adjacent pairs of regions in each row for supplying signals to the regions on both sides of the local conductors. Subregions of programmable logic in each region generally have a local output and a global output. The global output is only usable to output to the relatively long-distance horizontal and vertical conductors. The local output is additionally usable as a local feedback and as a local connection to an adjacent region.Type: GrantFiled: June 11, 1997Date of Patent: November 9, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Fung Fung Lee, Cameron McClintock, David W. Mendel, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 5977793Abstract: A programmable logic device has a plurality of super-regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of super-regions. Horizontal and vertical inter-super-region interconnection conductors are associated with each row and column, respectively. Each super-region includes a plurality of regions of programmable logic, and each region includes a plurality of subregions of programmable logic. Inter-region interconnection conductors are associated with each super-region, principally for bringing signals into the super-region and interconnecting the regions in the super-region. Local conductors are associated with each region, principally for bringing signals into the region. At the super-region level the device may be horizontally and vertically isomorphic, which helps make it possible to produce devices with low aspect ratios of one or nearly one. Shared driver circuits may be provided (e.g.Type: GrantFiled: May 13, 1997Date of Patent: November 2, 1999Assignee: Altera CorporationInventors: Srinivas T. Reddy, Richard G. Cliff, Christopher F. Lane, Ketan H. Zaveri, Manuel M. Mejia, David Jefferson, Bruce B. Pedersen, Andy L. Lee
-
Patent number: 5963049Abstract: A programmable logic array integrated circuit device has a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of regions. The output signals of several regions share a group of drivers for applying region output signals to interconnection conductors that convey signals between regions. This conserves driver resources and increases signal routing flexibility. Various approaches can be used for configuring the interconnection conductors to also conserve interconnection conductor resources. Logic regions may be used to directly drive specific input/output cells, thereby simplifying signal routing to the I/O cells and also possibly simplifying the structure of the I/O cells (e.g., by allowing certain I/O cell functions to be performed in the associated logic region).Type: GrantFiled: February 28, 1997Date of Patent: October 5, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Christopher F. Lane, Fung Fung Lee, Cameron McClintock, David W. Mendel, Ninh D. Ngo, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 5909126Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of such regions. Each row has a plurality of adjacent horizontal conductors, and each column has a plurality of adjacent vertical conductors. The regions in a row are interspersed with groups of local conductors which interconnect the adjacent regions and the associated horizontal and vertical conductors. The local conductors can also be used for intra-region communication, as well as communication between adjacent regions. Secondary signals such as clocks and clears for the regions can be drawn either from dedicated secondary signal conductors or normal region inputs. Memory cell requirements for region input signal selection are reduced by various techniques for sharing these memory cells.Type: GrantFiled: June 28, 1996Date of Patent: June 1, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Christopher F. Lane, Fung Fung Lee, Cameron McClintock, David W. Mendel, Ninh D. Ngo, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 5850151Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of interesting rows and columns. Interconnection conductors are associated with each row and column. The interconnection conductors associated with each row include some that extend continuously along the entire length of the row and some that extend continuously along only the left or right half of the row. To increase the flexibility with which the logic regions can be connected to the row and column conductors, adjacent regions are paired and circuitry is provided for allowing the outputs of each pair to be swapped for driving the row and column conductors. Registers in logic regions can still be used for other purposes when not being used to register the main combinatorial outputs of the logic regions. Many other enhanced features are also provided.Type: GrantFiled: April 7, 1997Date of Patent: December 15, 1998Assignee: Altera CorporationInventors: Richard G. Cliff, Srinivas T. Reddy, David E. Jefferson, Rina Raman, L. Todd Cope, Christopher F. Lane, Joseph Huang, Francis B. Heile, Bruce B. Pedersen, David W. Mendel, Craig S. Lytle, Robert R. N. Bielby, Kerry Veenstra
-
Patent number: 5850152Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of interesting rows and columns. Interconnection conductors are associated with each row and column. The interconnection conductors associated with each row include some that extend continuously along the entire length of the row and some that extend continuously along only the left or right half of the row. To increase the flexibility with which the logic regions can be connected to the row and column conductors, adjacent regions are paired and circuitry is provided for allowing the outputs of each pair to be swapped for driving the row and column conductors. Registers in logic regions can still be used for other purposes when not being used to register the main combinatorial outputs of the logic regions. Many other enhanced features are also provided.Type: GrantFiled: April 7, 1997Date of Patent: December 15, 1998Assignee: Altera CorporationInventors: Richard G. Cliff, Srinivas T. Reddy, David E. Jefferson, Rina Raman, L. Todd Cope, Christopher F. Lane, Joseph Huang, Francis B. Heile, Bruce B. Pedersen, David W. Mendel, Craig S. Lytle, Robert R. N. Bielby, Kerry Veenstra
-
Patent number: 5847617Abstract: A variable-path-length voltage-controlled oscillator circuit is provided. The oscillator circuit has a ring oscillator formed from a series of voltage-controlled inverter stages. The path length (i.e., the number of inverter stages) in the ring is selected based on path length configuration data stored in memory. The selected path length determines the nominal or center frequency of operation of the ring oscillator. The output frequency of the oscillator circuit is voltage-tuned about this center frequency by varying the delay of each inverter stage in the ring oscillator path. Various types of voltage-controlled inverter stages may be used, including current-starved inverter stages, variable-capacitive-load inverter stages, and differential-delay inverter stages. The voltage-controlled oscillator circuit may be used in a phase-locked loop on a programmable logic device for frequency synthesis or to eliminate clock skew.Type: GrantFiled: August 11, 1997Date of Patent: December 8, 1998Assignee: Altera CorporationInventors: Srinivas T. Reddy, David Edward Jefferson, Richard G. Cliff, Cameron McClintock
-
Patent number: 5825197Abstract: A programmable logic array integrated circuit has several regular columns of programmable logic circuitry and a spare column which includes a subset of the programmable logic circuitry that is included in a regular column. In the event of a defect in the circuitry in a regular column that is duplicated in the spare column, the regular column logic functions that are thus duplicated are shifted from column to column so that the spare column circuitry is put to use and the defective regular column circuitry is not used. Regular column functions that are not duplicated in the spare column are not shifted. Data for programming the columns is selectively routed to the columns with or without column shifting, depending on whether that data is for functions that are or are not duplicated in the spare column.Type: GrantFiled: November 1, 1996Date of Patent: October 20, 1998Assignee: Altera CorporationInventors: Christopher F. Lane, Srinivas T. Reddy, Bonnie I-Keh Wang
-
Patent number: 5815024Abstract: A look-up table circuit implemented with MOS transistors that uses combinational logic to generate signals that enable the transistors. A circuit using 16 inputs and 4 select lines is disclosed. Two of the select lines are used as inputs to combinational logic including four NOR gates to generate enable signals for transistors in a third stage of the circuit. This produces a reduction in the propagation delay of a signal from the input to the output of the look-up table circuit.Type: GrantFiled: April 4, 1997Date of Patent: September 29, 1998Assignee: Altera CorporationInventors: Srinivas T. Reddy, Anil Gupta
-
Patent number: 5764080Abstract: In a programmable logic array integrated circuit device, various techniques are used to increase the flexibility with which the core logic of the device can be connected to the input and/or output pins of the device. While the techniques shown greatly increase circuit flexibility, they avoid the unnecessary overhead of interconnectivity which is completely general.Type: GrantFiled: August 24, 1995Date of Patent: June 9, 1998Assignee: Altera CorporationInventors: Joseph Huang, Richard G. Cliff, Srinivas T. Reddy
-
Patent number: 5694058Abstract: In order to increase routing flexibility for the output signals of logic modules in programmable logic array integrated circuit devices, the output signal of each logic module can be swapped with the output signal of another logic module by a first level of signal swapping circuitry. The output signals of the first level of swapping circuitry can be further swapped with output signals of other first level swapping circuits by a second level of signal swapping circuitry to provide still more routing flexibility for the logic module output signals.Type: GrantFiled: March 20, 1996Date of Patent: December 2, 1997Assignee: Altera CorporationInventors: Srinivas T. Reddy, Chiakang Sung, Bonnie I-Keh Wang
-
Patent number: 5689195Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of interesting rows and columns. Interconnection conductors are associated with each row and column. The interconnection conductors associated with each row include some that extend continuously along the entire length of the row and some that extend continuously along only the left or right half of the row. To increase the flexibility with which the logic regions can be connected to the row and column conductors, adjacent regions are paired and circuitry is provided for allowing the outputs of each pair to be swapped for driving the row and column conductors. Registers in logic regions can still be used for other purposes when not being used to register the main combinatorial outputs of the logic regions. Many other enhanced features are also provided.Type: GrantFiled: May 17, 1995Date of Patent: November 18, 1997Assignee: Altera CorporationInventors: Richard G. Cliff, Srinivas T. Reddy, Rina Raman, L. Todd Cope, Joseph Huang, Bruce B. Pedersen