Patents by Inventor Stanley M. Filipiak
Stanley M. Filipiak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110223706Abstract: A photodetector is formed to have a germanium detector on a waveguide. The germanium detector has a first surface on the waveguide and a second surface that, when exposed to ambient conditions, forms germanium oxide. In a processing platform, an oxygen-free plasma is applied to the second surface. The oxygen-free plasma removes oxygen that is bonded to germanium at the second surface. A cap layer is formed on the second surface prior to removing the germanium detector from the processing platform.Type: ApplicationFiled: March 10, 2010Publication date: September 15, 2011Inventors: JILL C. HILDRETH, Stanley M. Filipiak, Marc A. Rossow, Gregory S. Spencer, Bret T. Wilkerson
-
Patent number: 7763538Abstract: A method is provided for creating a barrier layer (217) on a substrate comprising a dielectric layer (203) and a metal interconnect (211). In accordance with the method, the substrate is treated with a first plasma comprising helium, thereby forming a treated substrate. The treated substrate is then exposed to a second plasma selected from the group consisting of oxidizing plasmas and reducing plasmas. Next, a barrier layer is created on the treated substrate.Type: GrantFiled: January 10, 2006Date of Patent: July 27, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Michael D. Turner, Ritwik Chatterjee, Stanley M. Filipiak
-
Patent number: 7592273Abstract: A method of forming a semiconductor device comprises providing a portion of a semiconductor device structure, wherein the portion includes a region susceptible to hydrogen incorporation due to subsequent device processing. For example, the subsequent device processing can include one or more of (i) forming a layer over the region, wherein the layer includes hydrogen and (ii) using gases containing hydrogen in a plasma for the subsequent device processing, wherein the semiconductor device is subject to an undesirable device characteristic alteration by hydrogen incorporation into the region. The method further comprises forming a hydrogen barrier layer overlying the region, wherein the hydrogen barrier layer prevents substantial migration of hydrogen made available due to the subsequent device processing into the underlying region. The method further includes performing the subsequent device processing.Type: GrantFiled: April 19, 2007Date of Patent: September 22, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Stanley M. Filipiak, Zhi-Xiong Jiang, Mehul D. Shroff
-
Patent number: 7442598Abstract: A method for forming a semiconductor device comprises providing a semiconductor substrate; forming a first stressor layer over a surface of the semiconductor substrate; selectively removing portions of the first stressor layer; forming a second stressor layer over the surface of the semiconductor substrate and the first stressor layer; and selectively removing portions of the second stressor layer using an isotropic etch. In one embodiment, the isotropic etch is a wet etch that selectively removes the second stressor layer without removing a significant amount of the first stressor layer and also planarizing a boundary between the first stressor layer and the second stressor layer.Type: GrantFiled: June 9, 2005Date of Patent: October 28, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Paul A. Grudowski, Stanley M. Filipiak, Yongloo Jeon, Chad E. Weintraub
-
Publication number: 20080261407Abstract: A method of forming a semiconductor device comprises providing a portion of a semiconductor device structure, wherein the portion includes a region susceptible to hydrogen incorporation due to subsequent device processing. For example, the subsequent device processing can include one or more of (i) forming a layer over the region, wherein the layer includes hydrogen and (ii) using gases containing hydrogen in a plasma for the subsequent device processing, wherein the semiconductor device is subject to an undesirable device characteristic alteration by hydrogen incorporation into the region. The method further comprises forming a hydrogen barrier layer overlying the region, wherein the hydrogen barrier layer prevents substantial migration of hydrogen made available due to the subsequent device processing into the underlying region. The method further includes performing the subsequent device processing.Type: ApplicationFiled: April 19, 2007Publication date: October 23, 2008Inventors: Stanley M. Filipiak, Zhi-Xiong Jiang, Mehul D. Shroff
-
Patent number: 7422979Abstract: A diffusion barrier stack is formed by forming a layer comprising a metal over a conductor that includes copper; and forming a first dielectric layer over the layer, wherein the dielectric layer is of a thickness that alone it can not serve as a diffusion barrier layer to the conductor and the first dielectric layer prevents oxidation of the layer. In one embodiment, the diffusion barrier stack includes two layers; the first layer is a conductive layer and the second layer is a dielectric layer. The diffusion barrier stack minimizes electromigration and copper diffusion from the conductor.Type: GrantFiled: March 11, 2005Date of Patent: September 9, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Lynne M. Michaelson, Edward Acosta, Ritwik Chatterjee, Stanley M. Filipiak, Sam S. Garcia, Varughese Mathew
-
Publication number: 20070298623Abstract: A strained semiconductor layer is achieved by an overlying stressed dielectric layer. The stress in the dielectric layer is increased by a radiation anneal. The radiation anneal can be either by scanning using a laser beam or a flash tool that provides the anneal to the whole dielectric layer simultaneously. The heat is intense, preferably 900-1400 degrees Celcius, but for a very short duration of less than 10 milliseconds; preferably about 1 millisecond or even shorter. The result of the radiation anneal can also be used to activate the source/drain. Thus, this type of radiation anneal can result in a larger change in stress, activation of the source/drain, and still no expansion of the source/drain.Type: ApplicationFiled: June 26, 2006Publication date: December 27, 2007Inventors: Gregory S. Spencer, Stanley M. Filipiak, Narayannan C. Ramani, Michael D. Turner
-
Patent number: 7157377Abstract: A semiconductor device is made by patterning a conductive layer for forming gates of transistors. The process for forming the gates has a step of patterning photoresist that overlies the conductive layer. The patterned photoresist is trimmed so that its width is reduced. Fluorine, preferably F2, is applied to the trimmed photoresist to increase its hardness and its selectivity to the conductive layer. Using the trimmed and fluorinated photoresist as a mask, the conductive layer is etched to form conductive features useful as gates. Transistors are formed in which the conductive pillars are gates. Other halogens, especially chlorine, may be substituted for the fluorine.Type: GrantFiled: February 13, 2004Date of Patent: January 2, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Cesar M. Garza, William D. Darlington, Stanley M. Filipiak, James E. Vasek
-
Patent number: 7074713Abstract: An etch stop layer located over a plasma enhanced nitride (PEN) layer. Interlayer dielectric material is then formed over the etched stop layer. The etch stop layer is used as an etch stop for etching openings in the interlayer dielectric. In some embodiments, integrated circuits built with the PEN layer may include transistors with improved drive current at a given leakage current. Also, integrated circuits with the PEN layer may exhibit reduced parasitic capacitance.Type: GrantFiled: September 30, 2004Date of Patent: July 11, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Jian Chen, Stanley M. Filipiak, Yongjoo Jeon, Tab A. Stephens
-
Patent number: 6686633Abstract: A semiconductor device includes a memory array of static-random-access memory cells. The SRAM cells are formed using a process flow more closely associated with logic-type devices. The SRAM cells are formed using one semiconductor layer compared to at least three typically seen with SRAM cells. The SRAM cells include many features that allow its dimensions to be scaled to very small dimensions (less than 0.25 microns and possible down to 0.1 microns or even smaller). A unique process integration scheme allows formation of local interconnects (522 and 524), wherein each local interconnect (522, 524) cross couples the inverters of the SRAM and is formed within a single opening (70). Also, interconnect portions (104) of word lines are laterally offset from silicon portions (36) of the same word line, so that the interconnect portions do not interfere with bit line connections.Type: GrantFiled: August 31, 2000Date of Patent: February 3, 2004Assignee: Motorola, Inc.Inventors: Craig S. Lage, Mousumi Bhat, Yeong-Jyh Tom Lii, Andrew G. Nagy, Larry E. Frisa, Stanley M. Filipiak, David L. O'Meara, T. P. Ong, Michael P. Woo, Terry G. Sparks, Carol M. Gelatos
-
Patent number: 6287951Abstract: A hardmask layer (34) is formed over insulating layers (26, 24, 22 and 20), and an antireflective layer (36) is formed overlying the hardmask layer (34). A resist layer (38) is formed overlying the antireflective layer (36), and an opening is formed in the resist layer to expose a surface portion of the antireflective layer (36). The exposed surface portion of the antireflective layer (36) and portions of the hardmask layer (34) are etched to expose a surface portion of the insulating layers (26, 24, 22 and 20), and a feature opening (61) is formed in the insulating layers (26, 24, 22 and 20). A conductive material (74) is deposited to fill the feature opening (61), and portions of the conductive material (74) lying outside the opening are removed.Type: GrantFiled: December 7, 1998Date of Patent: September 11, 2001Assignee: Motorola Inc.Inventors: Kevin D. Lucas, Christopher D. Pettinato, Wayne D. Clark, Stanley M. Filipiak, Yeong Jyh Lii
-
Patent number: 6284633Abstract: A tPEN layer (108) having a tensile stress is formed over a conductive gate stack (104-106) provided on a semiconductor substrate. Following the formation of the conductive gate stack (104-106), an anneal is performed. The conductive gate stack includes a metal layer to prevent outgassing and poly depletion during the anneal. Next, a photoresist layer (110) is formed and patterned to form a gate (122, 124).Type: GrantFiled: November 24, 1997Date of Patent: September 4, 2001Assignee: Motorola Inc.Inventors: Rajan Nagabushnam, Stanley M. Filipiak, Bruce Boeck
-
Patent number: 6218733Abstract: The present invention includes a process for forming an intermetallic layer and a device formed by the process. The process includes a reaction step where a metal-containing layer reacts with a metal-containing gas, wherein the metals of the layer and gas are different. In one embodiment of the present invention, titanium aluminide may be formed on the sides of an interconnect. The process may be performed in a variety of equipment, such as a furnace, a rapid thermal processor, a plasma etcher, and a sputter deposition machine. The reaction to form the intermetallic layer is typically performed while the substrate is at a temperature no more than 700 degrees Celsius.Type: GrantFiled: June 6, 1994Date of Patent: April 17, 2001Assignee: Motorola Inc.Inventors: Robert W. Fiordalice, Stanley M. Filipiak, Johnson Olufemi Olowolafe, Hisao Kawasaki
-
Patent number: 6184073Abstract: A semiconductor device includes a memory array of static-random-access memory cells. The SRAM cells are formed using a process flow more closely associated with logic-type devices. The SRAM cells are formed using one semiconductor layer compared to at least three typically seen with SRAM cells. The SRAM cells include many features that allow its dimensions to be scaled to very small dimensions (less than 0.25 microns and possible down to 0.1 microns or even smaller). A unique process integration scheme allows formation of local interconnects (522 and 524), wherein each local interconnect (522, 524) cross couples the inverters of the SRAM and is formed within a single opening (70). Also, interconnect portions (104) of word lines are laterally offset from silicon portions (36) of the same word line, so that the interconnect portions do not interfere with bit line connections.Type: GrantFiled: December 23, 1997Date of Patent: February 6, 2001Assignee: Motorola, Inc.Inventors: Craig S. Lage, Mousumi Bhat, Yeong-Jyh Tom Lii, Andrew G. Nagy, Larry E. Frisa, Stanley M. Filipiak, David L. O'Meara, T. P. Ong, Michael P. Woo, Terry G. Sparks, Carol M. Gelatos
-
Patent number: 6174810Abstract: In one embodiment, a copper interconnect structure is formed by depositing a dielectric layer (28) on a semiconductor substrate (10). The dielectric layer (28) is then patterned to form interconnect openings (29). A layer of copper (34) is then formed within the interconnect openings (29). A portion of the copper layer (34) is then removed to form copper interconnects (39) within the interconnect openings (29). A copper barrier layer (40) is then formed overlying the copper interconnects (39). Adhesion between the copper barrier layer (40) and the copper interconnects (39) is improved by exposing the exposed surface of the copper interconnects (39) to a plasma generated using only ammonia as a source gas.Type: GrantFiled: April 6, 1998Date of Patent: January 16, 2001Assignee: Motorola, Inc.Inventors: Rabiul Islam, Avgerinos V. Gelatos, Kevin Lucas, Stanley M. Filipiak, Ramnath Venkatraman
-
Patent number: 6054377Abstract: A inlaid interconnect is formed in a semiconductor device (30). A first interlayer dielectric (ILD) 40 is deposited and etched to form a via opening (44). An etchstop layer (42) is deposited on ILD (40). A second ILD (45) is deposited on etchstop layer (42) in a manner so that a pinch-off region (46) is formed to prevent substantial deposition of the ILD material into via opening (44). While a small deposit (47) of ILD material may form within the via opening, this can be easily removed in a subsequent etch of ILD (45) which forms a trench opening (48) in ILD (45). A metal layer (50) is then deposited and polished to form a metal interconnect having a trench portion (52) and a via portion (54) in device (30). The present invention avoids the need for a substantial over-etch to clear the via, and avoids the need to form a thick resist mask to form the via opening, while maintaining a controlled via diameter.Type: GrantFiled: May 19, 1997Date of Patent: April 25, 2000Assignee: Motorola, Inc.Inventors: Stanley M. Filipiak, John C. Arnold, Phillip Crabtree
-
Patent number: 5918147Abstract: Antireflective layers (54, 86, and 109) have been developed that have discrete portions (541, 542, 861, 862, 863, 1091, and 1092). The discrete portions (541, 542, 861, 862, 863, 1091, and 1092) allow the antireflective layers (54, 86, and 109) to be used in many instances where using a single layer of uniform composition would be difficult or impossible. Alternatively, a single antireflective layer with a continuously graded composition can be used.Type: GrantFiled: March 29, 1995Date of Patent: June 29, 1999Assignee: Motorola, Inc.Inventors: Stanley M. Filipiak, Ted R. White, T. P. Ong, Jung-Hui Lin, Wayne M. Paulson, Bernard J. Roman
-
Patent number: 5447887Abstract: A silicon nitride layer (34) has improved adhesion to underlying copper interconnect members (30) through the incorporation of an intervening copper silicide layer (32). Layer (32) is formed in-situ with a plasma enhanced chemical vapor deposition (PECVD) process for depositing silicon nitride layer (34). To form layer (32), a semiconductor substrate (12) is provided having a desired copper pattern formed thereon. The copper pattern may include copper interconnects, copper plugs, or other copper members. The substrate is placed into a PECVD reaction chamber. Silane is introduced into the reaction chamber in the absence of a plasma to form a copper silicide layer on any exposed copper surfaces. After a silicide layer of a sufficient thickness (for example, 10 to 100 angstroms) is formed, PECVD silicon nitride is deposited. The copper silicide layer improves adhesion, such that silicon nitride layer is less prone to peeling away from underlying copper members.Type: GrantFiled: April 1, 1994Date of Patent: September 5, 1995Assignee: Motorola, Inc.Inventors: Stanley M. Filipiak, Avgerinos Gelatos
-
Patent number: 5358901Abstract: The present invention includes a process for forming an intermetallic layer and a device formed by the process. The process includes a reaction step where a metal-containing layer reacts with a metal-containing gas, wherein the metals of the layer and gas are different. In one embodiment of the present invention, titanium aluminide may be formed on the sides of an interconnect. The process may be performed in a variety of equipment, such as a furnace, a rapid thermal processor, a plasma etcher, and a sputter deposition machine. The reaction to form the intermetallic layer is typically performed while the substrate is at a temperature no more than 700 degrees Celsius.Type: GrantFiled: March 1, 1993Date of Patent: October 25, 1994Assignee: Motorola, Inc.Inventors: Robert W. Fiordalice, Stanley M. Filipiak, Johnson O. Olowolafe, Hisao Kawasaki
-
Patent number: 5310626Abstract: A method for forming a patterned layer of material begins by providing a substrate (12). A device layer (14) is formed overlying the substrate (12). A layer (16) is formed over the device layer (14). Layer (16) is further characterized as being an inorganic dielectric material, such as a plasma enhanced silicon nitride (PEN) material. A mask (18) is positioned adjacent the layer (16). Ultra-violet (UV) light (20) is selectively exposed to the layer (16) through the mask (18). Exposure from the UV light (20) forms exposed regions (16b) and unexposed regions (16a) of the layer (16). The UV light (20) alters an atomic bonding energy of hydrogen atoms within the exposed regions (16b) while not altering unexposed regions (16a). The layer (16) is exposed to an etchant which etches the exposed regions (16b) and unexposed regions (16a) at different rates. The etching forms a patterned layer from the layer ( 16) which may be used as a masking layer.Type: GrantFiled: March 1, 1993Date of Patent: May 10, 1994Assignee: Motorola, Inc.Inventors: Mark G. Fernandes, Stanley M. Filipiak, Jeffrey T. Wetzel