Patents by Inventor Stephen J. Kovacic
Stephen J. Kovacic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8134114Abstract: A direct attach optical receiver module and a system and method for testing the direct attach optical receiver module are provided. An optical receiver module may include an optical detector and an integrated circuit with an integrated amplifier circuit and at least one integrated capacitor. In one example, the optical detector may be physically attached to the integrated circuit and the output port of the optical detector may be electrically coupled to the input port of the integrated circuit. In another example, a redistribution layer that includes a tuning inductor may be being physically attached between the optical detector and the integrated circuit.Type: GrantFiled: July 14, 2010Date of Patent: March 13, 2012Assignee: Gennum CorporationInventors: Imran Sherazi, Stephen J. Kovacic
-
Publication number: 20100276575Abstract: A direct attach optical receiver module and a system and method for testing the direct attach optical receiver module are provided. An optical receiver module may include an optical detector and an integrated circuit with an integrated amplifier circuit and at least one integrated capacitor. In one example, the optical detector may be physically attached to the integrated circuit and the output port of the optical detector may be electrically coupled to the input port of the integrated circuit. In another example, a redistribution layer that includes a tuning inductor may be being physically attached between the optical detector and the integrated circuit.Type: ApplicationFiled: July 14, 2010Publication date: November 4, 2010Applicant: Gennum CorporationInventors: Iman Sherazi, Stephen J. Kovacic
-
Patent number: 7781720Abstract: A direct attach optical receiver module and a system and method for testing the direct attach optical receiver module are provided. An optical receiver module may include an optical detector and an integrated circuit with an integrated amplifier circuit and at least one integrated capacitor. In one example, the optical detector may be physically attached to the integrated circuit and the output port of the optical detector may be electrically coupled to the input port of the integrated circuit. In another example, a redistribution layer that includes a tuning inductor may be being physically attached between the optical detector and the integrated circuit.Type: GrantFiled: May 15, 2008Date of Patent: August 24, 2010Assignee: Gennum CorporationInventors: Iman Sherazi, Stephen J. Kovacic
-
Publication number: 20080210849Abstract: A direct attach optical receiver module and a system and method for testing the direct attach optical receiver module are provided. An optical receiver module may include an optical detector and an integrated circuit with an integrated amplifier circuit and at least one integrated capacitor. In one example, the optical detector may be physically attached to the integrated circuit and the output port of the optical detector may be electrically coupled to the input port of the integrated circuit. In another example, a redistribution layer that includes a tuning inductor may be being physically attached between the optical detector and the integrated circuit.Type: ApplicationFiled: May 15, 2008Publication date: September 4, 2008Inventors: Iman Sherazi, Stephen J. Kovacic
-
Patent number: 7391005Abstract: A direct attach optical receiver module and a system and method for testing the direct attach optical receiver module are provided. An optical receiver module may include an optical detector and an integrated circuit with an integrated amplifier circuit and at least one integrated capacitor. In one example, the optical detector may be physically attached to the integrated circuit and the output port of the optical detector may be electrically coupled to the input port of the integrated circuit. In another example, a redistribution layer that includes a tuning inductor may be being physically attached between the optical detector and the integrated circuit.Type: GrantFiled: August 9, 2005Date of Patent: June 24, 2008Assignee: Gennum CorporationInventors: Iman Sherazi, Stephen J. Kovacic
-
Patent number: 7295075Abstract: Within an amplifier circuit having an amplifying transistor, a boost voltage is presented at a port of the transistor. The amplifying transistor has a base, an emitter and a collector or a gate, a source, and a drain. A capacitor is provided in electrical communication with the transistor. A voltage source is provided for providing one of the collector and the source with a first voltage and for in a first mode of operation charging the first capacitor. Also within the circuit is a switch for switching between the first mode of operation and a second other mode of operation wherein the first capacitor and the voltage source cooperate to provide a voltage at one of the collector and the source in excess of the first voltage.Type: GrantFiled: November 15, 2005Date of Patent: November 13, 2007Assignee: SiGe Semiconductor Inc.Inventors: Jeremy Loraine, Jeffery Wojtiuk, Philip Macphail, Stephen J. Kovacic
-
Patent number: 7224910Abstract: Optical receiver modules are used for receiving high-speed optical data signals. Unfortunately, these optical receiver modules are often tested for the first time after they are packaged in a housing. Thus significant costs are associated with those packaged devices that fail to meet predetermined criteria. An integrated optical receiver module is proposed that has an optical detector direct attached, or flip-chipped or bumped, onto an integrated circuit having an amplifier circuit. The direct attach process is performed when the integrated circuits still reside on a semiconductor wafer prior to dicing thereof. Thus, high speed optical testing of the optical receiver module is possible on a wafer level to determine actual performance characteristics thereof prior to dicing.Type: GrantFiled: October 25, 2002Date of Patent: May 29, 2007Assignee: Gennum CorporationInventors: Imran Sherazi, Stephen J. Kovacic
-
Patent number: 6995808Abstract: A front end tuner for receiving TV signals and the like includes a frequency conversion circuit including a mixer for beating a local signal with received signals within a predetermined band of frequencies to provide selected signals within a predetermined band of frequencies to provide selected signals within a predetermined channel band of frequencies. A signal converter circuit generates digitally encoded signal representations of the selected signals. The frequency conversion circuit and the signal converter circuit are in a form of an integrated circuit within a semiconductor substrate. In a TV receiver, on-following digital processing of the digitally encoded signals is performed in a microcomputer. In one example a channel selection code is used by the microcomputer to synthesize the local oscillator signal and in another example the signal converter circuit is a codec, responsive to codes from the microprocessor, to supply a control voltage for controlling a local oscillator.Type: GrantFiled: January 24, 2002Date of Patent: February 7, 2006Assignee: SiGe Semiconductor Inc.Inventors: Stephen J. Kovacic, Cormac M. O'Connell
-
Patent number: 6756604Abstract: A bipolar transistor is disclosed that is produced using a sacrificial mesa disposed over a layer of Si and SiGe in order to prevent a polysilicon covering layer from forming over a predetermined region of the Si and SiGe layer forming the transistor base. After an etching process, the sacrificial mesa is removed and the Si and SiGe layer is exposed, where an oppositely doped material is applied over top of the Si and SiGe layer to form an emitter. This makes it possible to realize a thin layer of Si and silicon germanium to serve as the transistor base. The transistor device formed using the sacrificial mesa results in the base layer Si and SiGe not being affected by a process of etching, as it otherwise would be using a conventional double-poly process, which results in a more repeatable bipolar transistor device yield.Type: GrantFiled: February 1, 2002Date of Patent: June 29, 2004Assignee: SiGe Semiconductor Inc.Inventors: Stephen J. Kovacic, Derek C. Houghton
-
Publication number: 20040081473Abstract: Optical receiver modules are used for receiving high-speed optical data signals. Unfortunately, these optical receiver modules are often tested for the first time after they are packaged in a housing. Thus significant costs are associated with those packaged devices that fail to meet predetermined criteria. An integrated optical receiver module is proposed that has an optical detector direct attached, or flip-chipped or bumped, onto an integrated circuit having an amplifier circuit. The direct attach process is performed when the integrated circuits still reside on a semiconductor wafer prior to dicing thereof. Thus, high speed optical testing of the optical receiver module is possible on a wafer level to determine actual performance characteristics thereof prior to dicing.Type: ApplicationFiled: October 25, 2002Publication date: April 29, 2004Inventors: Imran Sherazi, Stephen J. Kovacic
-
Publication number: 20030199153Abstract: Disclosed is a method of producing elementary semiconductor devices such as a field-effect transistor, a capacitor, a resistor, an inductor, a transformer, or a diode, and devices produced by said method. According to the method, a semiconductor seed layer is applied to a substrate having regions of exposed semiconductor material and regions of exposed dielectric material. The method comprises a step of disposing the substrate in a growth chamber and nucleating the seed layer by exposing the semiconductor material and dielectric material to an atmosphere of gases presented at a predetermined flow rate, temperature and pressure selected to provide contiguous growth of the seed layer, the seed layer growing in a single crystal lattice over predetermined windows within the mixed topology substrate.Type: ApplicationFiled: December 23, 2002Publication date: October 23, 2003Inventors: Stephen J. Kovacic, John N.M. Peirce, John William Mitchell Rogers, Nader Fayyaz, David Rahn
-
Publication number: 20030137607Abstract: A front end tuner for receiving TV signals and the like includes a frequency conversion circuit including a mixer for beating a local signal with received signals within a predetermined band of frequencies to provide selected signals within a predetermined band of frequencies to provide selected signals within a predetermined channel band of frequencies. A signal converter circuit generates digitally encoded signal representations of the selected signals. The frequency conversion circuit and the signal converter circuit are in a form of an integrated circuit within a semiconductor substrate. In a TV receiver, on-following digital processing of the digitally encoded signals is performed in a microcomputer. In one example a channel selection code is used by the microcomputer to synthesize the local oscillator signal and in another example the signal converter circuit is a codec, responsive to codes from the microprocessor, to supply a control voltage for controlling a local oscillator.Type: ApplicationFiled: January 24, 2002Publication date: July 24, 2003Inventors: Stephen J. Kovacic, Cormac M. O'Connell
-
Patent number: 6551889Abstract: A method of producing a bipolar transistor includes the step of providing a sacrificial mesa over a layer of SiGe in order to prevent a polysilicon covering layer from forming over a predetermined region of the SiGe layer forming the transistor base. After an etching process removes the sacrificial mesa and the SiGe layer is exposed, an oppositely doped material is applied over top of the SiGe layer to form an emitter. This makes it possible to realize a thin layer of silicon germanium to serve as the transistor base. This method prevents the base layer SiGe from being affected, as it otherwise would be using a conventional double-poly process.Type: GrantFiled: February 1, 2002Date of Patent: April 22, 2003Assignee: SiGe Semiconductor, Inc.Inventor: Stephen J. Kovacic
-
Publication number: 20020061618Abstract: A method of producing a bipolar transistor includes the step of providing a sacrificial mesa over a layer of SiGe in order to prevent a polysilicon covering layer from forming over a predetermined region of the SiGe layer forming the transistor base. After an etching process removes the sacrificial mesa and the SiGe layer is exposed, an oppositely doped material is applied over top of the SiGe layer to form an emitter. This makes it possible to realize a thin layer of silicon germanium to serve as the transistor base. This method prevents the base layer SiGe from being affected, as it otherwise would be using a conventional double-poly process.Type: ApplicationFiled: February 1, 2002Publication date: May 23, 2002Inventors: Stephen J. Kovacic, Derek C. Houghton
-
Publication number: 20020061627Abstract: A method of producing a bipolar transistor includes the step of providing a sacrificial mesa over a layer of SiGe in order to prevent a polysilicon covering layer from forming over a predetermined region of the SiGe layer forming the transistor base. After an etching process removes the sacrificial mesa and the SiGe layer is exposed, an oppositely doped material is applied over top of the SiGe layer to form an emitter. This makes it possible to realize a thin layer of silicon germanium to serve as the transistor base. This method prevents the base layer SiGe from being affected, as it otherwise would be using a conventional double-poly process.Type: ApplicationFiled: February 1, 2002Publication date: May 23, 2002Inventor: Stephen J. Kovacic
-
Patent number: 6391214Abstract: A method and apparatus is provided for locating with improved vertical positioning accuracy a discrete element on a semiconductor optoelectronic integrated circuit. The method employs an etch stop layer located beneath a series of semiconductor layers. The semiconductor layers may include waveguides to couple light between integrated or discrete elements. Pits with accurate depth are etched in the semiconductor layers down to the etch stop layer. Accurate alignment between a discrete element and another element is made possible by controlling their respective distances from the etch stop layer.Type: GrantFiled: June 1, 2000Date of Patent: May 21, 2002Assignee: Nortel Networks LimitedInventor: Stephen J. Kovacic
-
Patent number: 6346453Abstract: A method of producing a bipolar transistor includes the step of providing a sacrificial mesa over a layer of SiGe in order to prevent a polysilicon covering layer from forming over a predetermined region of the SiGe layer forming the transistor base. After an etching process removes the sacrificial mesa and the SiGe layer is exposed, an oppositely doped material is applied over top of the SiGe layer to form an emitter. This makes it possible to realize a thin layer of silicon germanium to serve as the transistor base. This method prevents the base layer SiGe from being affected, as it otherwise would be using a conventional double-poly process.Type: GrantFiled: January 27, 2000Date of Patent: February 12, 2002Assignee: SiGe Microsystems Inc.Inventors: Stephen J. Kovacic, Derek C. Houghton
-
Patent number: 6158901Abstract: A method and apparatus is provided for locating with improved vertical positioning accuracy a discrete element on a semiconductor optoelectronic integrated circuit. The method employs an etch stop layer located beneath a series of semiconductor layers. The semiconductor layers may include waveguides to couple light between integrated or discrete elements. Pits with accurate depth are etched in the semiconductor layers down to the etch stop layer. Accurate alignment between a discrete element and another element is made possible by controlling their respective distances from the etch stop layer.Type: GrantFiled: May 15, 1998Date of Patent: December 12, 2000Assignee: Nortel Networks CorporationInventor: Stephen J. Kovacic
-
Patent number: 5917981Abstract: A channel waveguide structure which can be incorporated into VLSI (very large scale integration) integrated circuits uses a SiGe (silicon germanium) alloy core and Si (silicon) top and bottom cladding layers. The core may consist of only a SiGe alloy layer or it may be formed as a superlattice containing Si layers alternating with SiGe alloy layers. LOCOS (locally oxidized silicon) regions are formed on the top cladding layer at spaced locations thereby defining lateral boundaries of channels in the core.Type: GrantFiled: May 13, 1998Date of Patent: June 29, 1999Assignee: Northern Telecom LimitedInventors: Stephen J. Kovacic, Jugnu J. Ojha
-
Patent number: 5841930Abstract: A channel waveguide structure which can be incorporated into VLSI (very large scale integration) integrated circuits uses a SiGe (silicon germanium) alloy core and Si (silicon) top and bottom cladding layers. The core may consist of only a SiGe alloy layer or it may be formed as a superlattice containing Si layers alternating with SiGe alloy layers. LOCOS (locally oxidized silicon) regions are formed on the top cladding layer at spaced locations thereby defining lateral boundaries of channels in the core.Type: GrantFiled: July 24, 1997Date of Patent: November 24, 1998Assignee: Northern Telecom LimitedInventors: Stephen J. Kovacic, Jugnu J. Ojha