Patents by Inventor Stephen Skala
Stephen Skala has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8862967Abstract: A method may be performed at a data storage device that includes a memory and a controller. The method includes providing user data to a variable-bit error correction coding (ECC) encoder. The ECC encoder generates a first set of parity bits. A first number of parity bits in the first set of parity bits is determined based on stored counts of read errors. The method also includes storing the user data and the first set of parity bits to a memory of the data storage device.Type: GrantFiled: April 19, 2012Date of Patent: October 14, 2014Assignee: Sandisk Technologies Inc.Inventors: Deepak Pancholi, Manuel Antonio D'Abreu, Radhakrishnan Nair, Stephen Skala
-
Publication number: 20140269067Abstract: A data storage device includes a memory and a controller and may perform a method that includes updating, in the controller, a value of a particular counter of a set of counters in response to an erase operation to a particular region of the non-volatile memory that is tracked by the particular counter. The method includes, in response to the value of the particular counter indicating that a count of erase operations to the particular region satisfies a first threshold, initiating a remedial action to the particular region of the non-volatile memory.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: Manuel Antonio D'ABREU, Dimitris PANTELAKIS, Stephen SKALA
-
Publication number: 20140269069Abstract: A data storage device includes a memory and a controller and may perform a method that includes updating, in a controller of the data storage device, a value of a particular write/erase (W/E) counter of a set of counters in response to an erase operation to a particular region of the non-volatile memory that is tracked by the particular W/E counter and that includes a storage element that is tracked by a particular cell erase counter of the set of counters. The method includes, in response to the value of the particular W/E counter indicating that a count of erase operations to the particular region satisfies a first threshold, initiating a remedial action to the particular region of the non-volatile memory at least partially based on the value of the particular cell erase counter.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, DIMITRIS PANTELAKIS, STEPHEN SKALA
-
Publication number: 20140269068Abstract: A data storage device includes a memory and a controller and may perform a method that includes comparing, in the controller, a count of erase pulses to an erase pulse threshold. The count of erase pulses corresponds to a particular region of the non-volatile memory. The method includes, in response to the count of erase pulse satisfying the erase pulse threshold, initiating a remedial action with respect to the particular region of the non-volatile memory.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, DIMITRIS PANTELAKIS, STEPHEN SKALA
-
Patent number: 8838883Abstract: A method includes decreasing a programming step size from a first value to a second value for a block of a memory device. The programming step size is decreased at least partially based on determining that an error count corresponding to the block satisfies a threshold.Type: GrantFiled: April 13, 2012Date of Patent: September 16, 2014Assignee: Sandisk Technologies Inc.Inventors: Manuel Antonio D'Abreu, Dimitris Pantelakis, Stephen Skala
-
Patent number: 8811076Abstract: A method includes, in a data storage device that includes a non-volatile memory, selecting an updated reference voltage as one of a reference voltage, a first alternate reference voltage and a second alternate reference voltage. The first alternate reference voltage and the second alternate reference voltage are calculated based on the reference voltage and based on a voltage increment. Selection of the updated reference voltage is based on a comparison of error counts, each error count associated with a unique one of the reference voltage, the first alternate reference voltage, and the second alternate reference voltage. The method includes resetting the reference voltage to the updated reference voltage, resetting the voltage increment to a reset voltage increment that is smaller than the voltage increment, and selecting an additional updated reference voltage based on the reset reference voltage and based on the reset voltage increment.Type: GrantFiled: August 30, 2012Date of Patent: August 19, 2014Assignee: SanDisk Technologies Inc.Inventors: Anand Venkitachalam, Sateesh Desireddi, Jayaprakash Naradasi, Manuel Antonio D'Abreu, Stephen Skala
-
Publication number: 20140226398Abstract: A data storage device includes non-volatile memory and a controller. The controller is configured to read first data from the non-volatile memory. The first data indicates a first count of storage elements of the group that have a first activation status when sensed with a first reference voltage at a first time. The controller is configured to read second data from the non-volatile memory. The second data indicates a second count of storage elements of the group that have the first activation status when sensed with the first reference voltage at a second time. The controller is configured to generate an updated first reference voltage at least partially based on a difference between the first count and the second count and based on one or more parameters corresponding to a distribution of threshold voltages of storage elements at the first time.Type: ApplicationFiled: April 11, 2013Publication date: August 14, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: SATEESH DESIREDDI, SACHIN KRISHNE GOWDA, JAYAPRAKASH NARADASI, ANAND VENKITACHALAM, MANUEL ANTONIO D'ABREU, STEPHEN SKALA
-
Patent number: 8806297Abstract: A method in a data storage device including a memory and an error correction coding (ECC) engine. A first ECC page including a data block and first main ECC data is stored to the memory. The first main ECC data is usable by the ECC engine to correct errors in the first ECC page. A second ECC page including first additional ECC data is also stored to the memory. The first additional ECC data is usable by the ECC engine to correct errors in a single sub-block of multiple sub-blocks within the data block.Type: GrantFiled: June 10, 2013Date of Patent: August 12, 2014Assignee: Sandisk Technologies Inc.Inventors: Manuel Antonio D'Abreu, Stephen Skala
-
Publication number: 20140219022Abstract: An apparatus includes a semiconductor device that includes a multi-ported three-dimensional (3D) memory. The multi-ported 3D memory includes multiple memory cells arranged in multiple physical levels above a substrate. The multi-ported 3D memory includes circuitry associated with operation of the multiple memory cells.Type: ApplicationFiled: April 7, 2014Publication date: August 7, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, STEPHEN SKALA, DIMITRIS PANTELAKIS, RADHAKRISHNAN NAIR, DEEPAK PANCHOLI
-
Publication number: 20140219031Abstract: An apparatus includes a first semiconductor device including a three-dimensional (3D) memory. The 3D memory includes multiple memory cells arranged in multiple physical levels above a substrate. The 3D memory further includes circuitry associated with operation of the multiple memory cells. The apparatus includes a second semiconductor device coupled to the first semiconductor device. The second semiconductor device includes a charge pump, and the 3D memory does not include a charge pump.Type: ApplicationFiled: April 7, 2014Publication date: August 7, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, STEPHEN SKALA, DIMITRIS PANTELAKIS, RADHAKRISHNAN NAIR, DEEPAK PANCHOLI
-
Publication number: 20140218997Abstract: An apparatus includes a semiconductor device including a three-dimensional (3D) memory. The 3D memory includes multiple memory cells arranged in multiple physical levels above a substrate. The 3D memory includes circuitry associated with operation of the multiple memory cells and includes a differential signaling interface.Type: ApplicationFiled: April 7, 2014Publication date: August 7, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, STEPHEN SKALA, DIMITRIS PANTELAKIS, RADHAKRISHNAN NAIR, DEEPAK PANCHOLI
-
Publication number: 20140218996Abstract: An apparatus includes a semiconductor device that includes a three-dimensional (3D) memory. The 3D memory includes multiple memory cells arranged in multiple physical levels above a substrate. The 3D memory includes circuitry associated with operation of the multiple memory cells and includes a serializer/deserializer interface.Type: ApplicationFiled: April 7, 2014Publication date: August 7, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, STEPHEN SKALA, DIMITRIS PANTELAKIS, RADHAKRISHNAN NAIR, DEEPAK PANCHOLI
-
Publication number: 20140201580Abstract: A data storage device includes non-volatile memory and a controller. The controller is configured to, at a first time, determine a first count of storage elements having threshold voltages within a voltage range that corresponds to a first reference voltage. The controller is further configured to, at a second time, determine a second count of storage elements having threshold voltages within the voltage range. The controller is further configured to calculate an updated first reference voltage at least partially based on the first reference voltage, the first count, and the second count.Type: ApplicationFiled: February 20, 2013Publication date: July 17, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: SATEESH DESIREDDI, JAYAPRAKASH NARADASI, ANAND VENKITACHALAM, MANUEL ANTONIO D'ABREU, STEPHEN SKALA
-
Publication number: 20140173180Abstract: A data storage device includes a memory and a controller and may perform a method that includes updating, in the controller, a value of a particular counter of a set of counters in response to a read access to a particular region of the non-volatile memory that is tracked by the particular counter. Read accesses to a first region of the non-volatile memory are tracked by a first counter of the set of counters and read accesses to a second region of the non-volatile memory are tracked by a second counter of the set of counters. The method includes, in response to the value of the particular counter indicating that a count of read accesses to the particular region equals or exceeds a first threshold, initiating a remedial action to the particular region of the non-volatile memory.Type: ApplicationFiled: February 1, 2013Publication date: June 19, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, STEPHEN SKALA
-
Patent number: 8737130Abstract: A method includes determining a programming step size for a word line of a memory in a data storage device. The programming step size is determined at least partially based on a count of memory elements of the word line to be programmed to a particular state.Type: GrantFiled: February 29, 2012Date of Patent: May 27, 2014Assignee: SanDisk Technologies Inc.Inventors: Manuel Antonio D'Abreu, Dimitris Pantelakis, Stephen Skala
-
Publication number: 20140068382Abstract: In a data storage device that includes a non-volatile memory, a method includes determining that a current error correction code page count (CEC) is at least as large as a target error correction code page count (TEC). The CEC is a page count of error correction code (ECC) pages of data read from the memory during a time period from a previous time to a particular time using a set of reference voltages. In response to the CEC being at least as large as the TEC, the method includes updating a subset of the set of reference voltages conditioned upon a difference between a current mean error count (CMEC) and a previous mean error count being at least as large as a target mean delta error. The CMEC is based on a count of read errors associated with the ECC pages read during the time period.Type: ApplicationFiled: September 28, 2012Publication date: March 6, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: SATEESH DESIREDDI, JAYAPRAKASH NARADASI, ANAND VENKITACHALAM, MANUEL ANTONIO D'ABREU, STEPHEN SKALA
-
Publication number: 20140029336Abstract: A method includes, in a data storage device that includes a non-volatile memory, selecting an updated reference voltage as one of a reference voltage, a first alternate reference voltage and a second alternate reference voltage. The first alternate reference voltage and the second alternate reference voltage are calculated based on the reference voltage and based on a voltage increment. Selection of the updated reference voltage is based on a comparison of error counts, each error count associated with a unique one of the reference voltage, the first alternate reference voltage, and the second alternate reference voltage. The method includes resetting the reference voltage to the updated reference voltage, resetting the voltage increment to a reset voltage increment that is smaller than the voltage increment, and selecting an additional updated reference voltage based on the reset reference voltage and based on the reset voltage increment.Type: ApplicationFiled: August 30, 2012Publication date: January 30, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: ANAND VENKITACHALAM, SATEESH DESIREDDI, JAYAPRAKASH NARADASI, MANUEL ANTONIO D'ABREU, STEPHEN SKALA
-
Patent number: 8614584Abstract: A continuity test circuit for a boundary pad includes a pull-up transistor electrically connected between the boundary pad and a first power supply, and a pull-down transistor electrically connected between the boundary pad and a first reference ground potential. A normal output conductor is electrically connected to have a same electrical state as the boundary pad during normal operation. A continuity test output conductor is electrically connected to have a same electrical state as the boundary pad during continuity test operation. Continuity testing control circuitry is defined to control the pull-up transistor, the pull-down transistor, and the normal output conductor during continuity test operation such that an electrical state present on the continuity test output conductor indicates a status of electrical continuity between the boundary pad and either a second power supply or a second reference ground potential to which the boundary pad should be electrically connected.Type: GrantFiled: March 2, 2011Date of Patent: December 24, 2013Assignee: SanDisk Technologies Inc.Inventors: Baojing Liu, Aruna Gutta, Stephen Skala
-
Publication number: 20130275832Abstract: A method in a data storage device including a memory and an error correction coding (ECC) engine. A first ECC page including a data block and first main ECC data is stored to the memory. The first main ECC data is usable by the ECC engine to correct errors in the first ECC page. A second ECC page including first additional ECC data is also stored to the memory. The first additional ECC data is usable by the ECC engine to correct errors in a single sub-block of multiple sub-blocks within the data block.Type: ApplicationFiled: June 10, 2013Publication date: October 17, 2013Inventors: MANUEL ANTONIO D'ABREU, STEPHEN SKALA
-
Publication number: 20130275651Abstract: A method includes decreasing a programming step size from a first value to a second value for a block of a memory device. The programming step size is decreased at least partially based on determining that an error count corresponding to the block satisfies a threshold.Type: ApplicationFiled: April 13, 2012Publication date: October 17, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventors: MANUEL ANTONIO D'ABREU, DIMITRIS PANTELAKIS, STEPHEN SKALA