Patents by Inventor Stephen T. Flannagan
Stephen T. Flannagan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 4807198Abstract: A memory has input buffer circuit which provides high immunity to problems associated with address float while providing high speed for both decoder selection and for transition detection. The input buffer circuit includes a pair of input NOR gates which provides for independent signal paths to a cross-coupled latch. Independent hysteresis circuits are provided to each signal path between the two NOR gates and the cross-coupled latch. This allows for independently selecting the amount of dc margin and hysteresis so that the use of hysteresis does not adversely effect dc margin.Type: GrantFiled: December 28, 1987Date of Patent: February 21, 1989Assignee: Motorola, Inc.Inventors: Stephen T. Flannagan, Peter H. Voss
-
Patent number: 4807191Abstract: A block architecture memory has two stacks of memory blocks. Between the two stacks are blocks of sense amplifiers. Each block of sense amplifiers is coupled to a memory block in each of the stacks of memory blocks via local data lines. Located at the bottom of each stack of memory blocks is a redundant block of columns of memory cells. There is a redundant sense amplifier located between and coupled to the redundant blocks of columns via local data lines. The redundant sense amplifier is also coupled to a redundant global data line. An input/output multiplexer is coupled to all of the global data lines. The multiplexer provides and receives external data. If one of the redundant columns is to replace a defective column for a particular address, then the redundant global data line carries data which corresponds to the external data.Type: GrantFiled: January 4, 1988Date of Patent: February 21, 1989Assignee: Motorola, Inc.Inventor: Stephen T. Flannagan
-
Patent number: 4763303Abstract: A write drive data control circuit for controlling the transmission of data to a memory array includes data input means for receiving complimentary data signals which are then transmitted to output circuits. The valid data is latched and the input circuits disabled. The output circuits remain enabled so as to pass the latched data to the memory array. After a predetermined period of time, the output circuits are disabled. In this manner, both the data set up time and data hold time may be independently optimized.Type: GrantFiled: February 24, 1986Date of Patent: August 9, 1988Assignee: Motorola, Inc.Inventor: Stephen T. Flannagan
-
Patent number: 4763306Abstract: A memory has a transmission gate requiring complementary signals for coupling a bit line to a data line. The complementary signals are generated utilizing a simplified circuit which does not require complementary predecoded signals. Two predecoded signals are further decoded by a circuit which provides the signals needed by the transmission gate. Although simplified circuitry is used, all of the voltage levels provided by the circuitry have a steady state at either the positive power supply or at ground so that there is no steady state current drain caused by signals that are not full rail.Type: GrantFiled: December 22, 1986Date of Patent: August 9, 1988Assignee: Motorola, Inc.Inventor: Stephen T. Flannagan
-
Patent number: 4716550Abstract: A memory, which has an amplifying circuit which provides a pair of differential signals representative of data contained in a memory cell selected by an address, has an output driver which receives this pair of differential signals on a pair of input lines. The output driver is tri-stated in response to an address transition so that the output driver provides only either valid data or a high impedance. The data provided by the differential signals is latched on the input lines by data latches after a predetermined time delay if new valid data has not appeared. The data latches used add less capacitance to the pair of input lines than those used previously.Type: GrantFiled: July 7, 1986Date of Patent: December 29, 1987Assignee: Motorola, Inc.Inventors: Stephen T. Flannagan, Paul A. Reed
-
Patent number: 4716302Abstract: An integrated circuit has an identifying circuit coupled to an input. The input has ESD protection. The identifying circuit has a fuse which is in one of two possible states to provide the identifying information. A power on reset circuit provides a pulse in response to application of power to the integrated circuit. A current path between a power supply terminal and the input is provided in response to the power on reset pulse when the fuse is in one state. This current path is blocked when the fuse is in the other state. A user is thus provided with identifying information by the presence or absence of a current path at the input at the time when power is applied.Type: GrantFiled: December 22, 1986Date of Patent: December 29, 1987Assignee: Motorola, Inc.Inventors: Stephen T. Flannagan, Lawrence J. Day, Barry A. Simon
-
Patent number: 4698788Abstract: A static RAM has a plurality of sub-arrays arranged in rows and columns, each sub-array having word lines running the length of the sub-array in a top to bottom direction, and having bit lines running the width of the sub-array in a left to right direction, and having a word line driver for enabling a selected word line in response to receiving a row select signal corresponding to the selected word line; a global row decoder for providing the row select signals as determined by row address signals; a first plurality of column pre-decoders for performing a partial decode of data provided on the bit lines of a first of the rows of sub-arrays, each column pre-decoder corresponding to a particular sub-array; a second plurality of column pre-decoders for performing a partial decode of data provided on the bit lines of a second of the rows of sub-arrays, each column pre-decoder corresponding to a particular sub-array; and a plurality of sense amplifiers for sensing the output of the first and second column decodersType: GrantFiled: July 1, 1985Date of Patent: October 6, 1987Assignee: Motorola, Inc.Inventors: Stephen T. Flannagan, Paul A. Reed, John Barnes
-
Patent number: 4661931Abstract: A memory circuit has a plurality of bit line pairs and intersecting word lines with a memory cell located at each such intersection. A column address selects the bit line which is to be accessed and a row address selects the word line which is enabled. In response to being selected, a bit line is coupled to a data line. In response to a column address transition, all of the bit lines are decoupled from the data lines while bit lines are precharged. In response to a row address transition, the word lines are disabled while the bit lines are equilibrated.Type: GrantFiled: August 5, 1985Date of Patent: April 28, 1987Assignee: Motorola, Inc.Inventors: Stephen T. Flannagan, Paul A. Reed
-
Patent number: 4658381Abstract: A memory circuit has a plurality of bit line pairs and intersecting word lines with a memory cell located at each such intersection. A column address selects the bit line which is to be accessed and a row address selects the word line which is enabled. Memory cells along an enabled word line cause the bit lines to develop a voltage differential. In response to a change in the row address the bit lines are equalized and precharged. In response to a change in the column address, the bit lines are precharged without being equalized so that the developed voltage differential on the bit lines is maintained.Type: GrantFiled: August 5, 1985Date of Patent: April 14, 1987Assignee: Motorola, Inc.Inventors: Paul A. Reed, Stephen T. Flannagan
-
Patent number: 4644196Abstract: An amplifier has a pair of common source transistors in which the sources are coupled together during a first mode of operation and isolated from each other during a second mode of operation. A current source provides current between a power supply terminal and these sources during the first mode and prevents current flow therebetween during the second mode. A pair of switchable loads act as loads for the common source transistors during the first mode and are switched off during the second mode.Type: GrantFiled: January 28, 1985Date of Patent: February 17, 1987Assignee: Motorola, Inc.Inventor: Stephen T. Flannagan
-
Patent number: 4644197Abstract: A sense amplifier has a pair of differential amplifiers and a pair of current mirrors. Each of the current mirrors has a master and a slave. The slaves are used for both loads of one of the differential amplifiers, and the masters are used for both loads of the other of the differential amplifiers. The pair of current mirrors are formed of transistors of one conductivity type while the differential amplifiers are formed of transistors of another conductivity type.Type: GrantFiled: January 28, 1985Date of Patent: February 17, 1987Assignee: Motorola, Inc.Inventor: Stephen T. Flannagan
-
Patent number: 4636991Abstract: A memory circuit, in using address transition detection to equilibrate bit lines, generates a summation address transition signal for the row address as well as a summation address transition signal for the column address. There is a transition detector for each address signal. The outputs of the transition detectors for the row address signals are summed in at least two logic stages using CMOS logic gates to generate the summation address signal for the row address. Similarly, the outputs of the transition detectors for the column address signals are summed in at least two logic stages using CMOS logic gates to generate the summation address signal for the column address.Type: GrantFiled: August 16, 1985Date of Patent: January 13, 1987Assignee: Motorola, Inc.Inventors: Stephen T. Flannagan, Paul A. Reed
-
Patent number: 4630239Abstract: A memory circuit is provided which has a select and a deselect mode. The memory circuit, as part of its technique for quickly accessing data, includes circuitry for generating a pulse in response to detecting an address transition. When the memory circuit switches from the deselect mode to the select mode, these appears to be an address transition even when there is not an address transition. In order to prevent a delay associated with interpreting such false transition as an actual transition, the detection of address transitions is suppressed for a predetermined delay time following the transition from the select to deselect modes.Type: GrantFiled: July 1, 1985Date of Patent: December 16, 1986Assignee: Motorola, Inc.Inventors: Paul A. Reed, Stephen T. Flannagan
-
Patent number: 4547867Abstract: A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.Type: GrantFiled: April 11, 1983Date of Patent: October 15, 1985Assignee: Intel CorporationInventors: Edmund A. Reese, Dieter W. Spaderna, Stephen T. Flannagan
-
Patent number: 4468759Abstract: A method for testing an MOS, dynamic random-access memory employing full capacitance dummy cells is described. During probe testing a potential higher than the reference potential is applied to the dummy cells when reading binary zeroes from the memory and a potential lower than the reference potential is applied to the dummy cells when reading binary zeroes from the memory. This testing procedure detects weak cells and amplifiers and helps present the packaging of defective parts. In addition, a simplified means for programming redundant elements is described which requires substantially less substrate area than previous methods.Type: GrantFiled: May 3, 1982Date of Patent: August 28, 1984Assignee: Intel CorporationInventors: Roger I. Kung, Jonathan N. Spitz, Stephen T. Flannagan
-
Patent number: 4453237Abstract: A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.Type: GrantFiled: April 11, 1983Date of Patent: June 5, 1984Assignee: Intel CorporationInventors: Edmund A. Reese, Dieter W. Spaderna, Stephen T. Flannagan
-
Patent number: 4449207Abstract: An MOS dynamic RAM organized in a byte-wide arrangement is described. An internal bus is used for multiplexed column address signals and data. Other multiplexing reduced the lines associated with the input/output circuits. A unique power-on circuit automatically resets clock generators if they are not operative after power is applied.Type: GrantFiled: April 29, 1982Date of Patent: May 15, 1984Assignee: Intel CorporationInventors: Roger I. Kung, Stephen T. Flannagan, Jonathan N. Spitz, Perry H. Pelley, III, Robert S. Riley, Douglas J. Covert
-
Patent number: 4406013Abstract: A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.Type: GrantFiled: October 1, 1980Date of Patent: September 20, 1983Assignee: Intel CorporationInventors: Edmund A. Reese, Dieter W. Spaderna, Stephen T. Flannagan