Patents by Inventor Steven Avanzino
Steven Avanzino has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7035141Abstract: The present memory structure includes thereof a first conductor, a second conductor, a resistive memory cell connected to the second conductor, a first diode connected to the resistive memory cell and the first conductor, and oriented in the forward direction from the resistive memory cell to the first conductor, and a second diode connected to the resistive memory cell and the first conductor, in parallel with the first diode, and oriented in the reverse direction from the resistive memory cell to the first conductor. The first and second diodes have different threshold voltages.Type: GrantFiled: November 17, 2004Date of Patent: April 25, 2006Inventors: Nicholas H. Tripsas, Colin S. Bill, Michael A. VanBuskirk, Matthew Buynoski, Tzu-Ning Fang, Wei Daisy Cai, Suzette Pangrle, Steven Avanzino
-
Publication number: 20060046502Abstract: For forming an IC (integrated circuit) structure over a conductive surface, a hard-mask is deposited on the conductive surface with a low temperature in a range of from about 220° Celsius to about 320° Celsius for minimized formation of hillocks. Generally, formation of hillocks and bubbles from deposition of the hard-mask are minimized on the conductive surface. The hard-mask is etched away from the conductive surface, and the IC structure is formed over the conductive surface after the hard-mask is etched away.Type: ApplicationFiled: August 27, 2004Publication date: March 2, 2006Inventors: Minh Ngo, Steven Avanzino, Hieu Pham, Robert Huertas
-
Patent number: 6518185Abstract: In the present method of fabricating a semiconductor device, openings of different configurations (for example, different aspect ratios) are provided in a dielectric layer. Substantially undoped copper is deposited over the dielectric layer, filling the openings and extending above the dielectric layer, the different configurations of the openings providing an upper surface of the substantially undoped copper that is generally non-planar. A portion of the substantially undoped copper is removed to provide a substantially planar upper surface thereof, and a layer of doped copper is deposited on the upper surface of the substantially undoped copper. An anneal step is undertaken to difffuse the doping element into the copper in the openings.Type: GrantFiled: April 22, 2002Date of Patent: February 11, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Pin-Chin Connie Wang, Fei Wang, Kashmir Sahota, Steven Avanzino, Amit Marathe, Matthew Buynoski, Ercan Adem, Christy Woo
-
Patent number: 6465156Abstract: The present invention relates to a method for mitigating formation of silicon grass. A silylation process is performed on a semiconductor structure, the structure including a photoresist layer, an underlayer under the photoresist layer, and a substrate under the underlayer. A chemical mechanical polishing process is employed to remove a portion of the photoresist layer.Type: GrantFiled: October 21, 1999Date of Patent: October 15, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Bhanwar Singh, Bharath Rangarajan, Steven Avanzino
-
Patent number: 6422918Abstract: The present invention relates to a system for controllably removing photoresist. A CMP system is employed for polishing the photoresist. A non-abrasive polishing liquid adapted to react with the photoresist to sufficiently modify bonding in the photoresist is employed to facilitate surface layer removal of the photoresist by applied mechanical stress from the CMP system.Type: GrantFiled: January 4, 2000Date of Patent: July 23, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Bhanwar Singh, Bharath Rangarajan, Alvin M. Dangca
-
Patent number: 6352817Abstract: The present invention relates to a method for mitigating T-tops and/or stringers and/or crusts in a structure. A photoresist layer of the structure is exposed. The structure further includes an underlayer under the photoresist layer, and a substrate under the underlayer. A chemical mechanical polishing process is employed to remove a predetermined thickness of the photoresist layer. An underlayer etch is performed to remove select portions of the underlayer.Type: GrantFiled: October 21, 1999Date of Patent: March 5, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Bharath Rangarajan, Bhanwar Singh, Steven Avanzino
-
Patent number: 6332989Abstract: Copper metalization is planarized by CMP employing a slurry which avoids scratching the copper surface and is highly selective to the underlying barrier layer. Embodiments include CMP a copper filled damascene opening using a slurry comprising about 0.2 to about 0.7 wt. % Al2O3 and about 0.2 to about 2 wt. % oxalic acid to achieve a RMS no greater than about 10 Å.Type: GrantFiled: August 10, 2000Date of Patent: December 25, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Kai Yang, Steven Avanzino, Christy Mei-Chu Woo
-
Patent number: 6143656Abstract: Copper metalization is planarized by CMP employing a slurry which avoids scratching the copper surface and is highly selective to the underlying barrier layer. Embodiments include CMP a copper filled damascene opening using a slurry comprising about 0.2 to about 0.7 wt. % Al.sub.2 O.sub.3 and about 0.2 to about 2 wt. % oxalic acid to achieve a RMS no greater than about 10 .ANG..Type: GrantFiled: October 22, 1998Date of Patent: November 7, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Kai Yang, Steven Avanzino, Christy Mei-Chu Woo
-
Patent number: 6051882Abstract: A method of fabricating an interconnection level of conductive lines and connecting vias separated by insulation for integrated circuits and substrate carriers for semiconductor devices using a reverse damascene in the formation of the conductive lines and vias. A conductive line pattern is first used to etch completely through the layer to form conductive line openings. The openings are completely filled with a conductive material and planarized so that the surfaces of the conductive material and the insulating layer are coplanar. A via pattern is aligned perpendicular to the conductive lines and the conductive material is etched half way through the conductive lines in other than the areas covered by the via pattern. The openings thus created in the upper portion of the conductive lines are filled with insulating material to complete the dual damascene interconnection level with the conductive lines in the lower portion of the insulating layer and upwardly projecting vias in the upper portion of the layer.Type: GrantFiled: August 5, 1997Date of Patent: April 18, 2000Assignee: Advanced Micro DevicesInventors: Steven Avanzino, Subhash Gupta, Rich Klein, Scott D. Luning, Ming-Rin Lin
-
Patent number: 6048802Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After all of the conductive lines have received a deposit of conformal insulating material and a flowable insulating material, the composite insulating materials are removed, preferably by etching, from those pairs of conductive lines with a gap of about 0.5 microns or less. Now, a nonconformal insulating material with a poor step function is deposited and creates a large void in the open gaps of 0.5 microns or less. After creating the void, the deposition continues and is planarized at the desired composite thickness of insulation.Type: GrantFiled: August 5, 1997Date of Patent: April 11, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell Erb, Robin Cheung, Rich Klein
-
Patent number: 5990557Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After the formation of the void in the 0.5 microns or less gaps, the deposited nonconformal material is etched either simultaneously or sequentially along with deposition to fill the remaining gaps with void free insulation. The surface of the deposited insulating material is planarized at the desired thickness. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines.Type: GrantFiled: November 4, 1997Date of Patent: November 23, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell M. Erb, Robin Cheung, Rich Klein, Pervaiz Sultan
-
Patent number: 5955786Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After the formation of the void in the 0.5 microns or less gaps, the deposition of the nonconformal source material is stopped and a flowable insulating material, such as spin on glass, is coated on nonconformal insulating material to fill the remaining gaps. After etching the surfaces of the nonconformal and flowable insulating materials, another insulating layer is deposited and planarized to the desired overall thickness of the insulation. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines.Type: GrantFiled: June 7, 1995Date of Patent: September 21, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell Erb, Robin Cheung, Rich Klein
-
Patent number: 5837618Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After the formation of the void in the 0.5 microns or less gaps, the deposition of the nonconformal source material is stopped and a flowable insulating material, such as spin on glass, is coated on nonconformal insulating material to fill the remaining gaps. After etching the surfaces of the nonconformal and flowable insulating materials, another insulating layer is deposited and planarized to the desired overall thickness of the insulation. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines.Type: GrantFiled: August 6, 1997Date of Patent: November 17, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell Erb, Robin Cheung
-
Patent number: 5795823Abstract: A method of fabricating an interconnection level of conductive lines and connecting vias separated by insulation for integrated circuits and substrate carriers for semiconductor devices using dual damascene with only one mask pattern for the formation of both the conductive lines and vias. The mask pattern of conductive lines contains laterally enlarged areas where the via openings are to formed in the insulating material. After the conductive line openings with laterally enlarged areas are created, the openings are filled with a conformal material whose etch selectivity is substantially less than the etch selectivity of the insulating material to the enchant for etching the insulating material and whose etch selectivity is substantially greater than the insulating material to its enchant. The conformal material is anisotropically etched to form sidewalls in the enlarged area and remove the material between the sidewalls but leave material remaining in the parts of the conductive lines openings.Type: GrantFiled: November 20, 1996Date of Patent: August 18, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Subhash Gupta, Rich Klein, Scott D. Luning, Ming-Ren Lin
-
Patent number: 5776834Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After the formation of the void in the 0.5 microns or less gaps, the deposited nonconformal material is etched either simultaneously or sequentially along with deposition to fill the remaining gaps with void free insulation. The surface of the deposited insulating material is planarized at the desired thickness. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines.Type: GrantFiled: June 7, 1995Date of Patent: July 7, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell M. Erb, Robin Cheung, Rich Klein, Pervaiz Sultan
-
Patent number: 5770519Abstract: A multilayer semiconductor structure includes a conductive via. The conductive via includes a reservoir of metal having a high resistance to electromigration. The reservoir is made from a conformal layer of copper, or gold deposited over the via to form a copper, or gold plug located in the via. A barrier layer is provided between the reservoir and an insulating layer to prevent the reservoir from diffusing into the insulating layer. The barrier layer and reservoir may be deposited by sputtering, collimated sputtering, chemical vapor deposition (CVD), dipping, evaporating, or by other means. The barrier layer and reservoir may be etched by anisotropic dry etching, plasma-assisted etching, or other layer removal techniques.Type: GrantFiled: June 5, 1995Date of Patent: June 23, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Richard K. Klein, Darrell Erb, Steven Avanzino, Robin Cheung, Scott Luning, Bryan Tracy, Subhash Gupta, Ming-Ren Lin
-
Patent number: 5705430Abstract: A dual damascene method of fabricating an interconnection level of conductive lines and connecting vias separated by insulation for integrated circuits and substrate carriers for semiconductor devices using a sacrificial via fill. A first layer of insulating material is formed with via openings. The openings are filled with a sacrificial removable material. A second layer of insulating material is deposed on the first layer. In one embodiment, the etch selectivity to the etchant of the second layer is essentially the same as the sacrificial via fill and, preferably, is substantially higher than second layer. Using a conductive line pattern aligned with the via openings, conductive line openings are etched in the second insulating layer and, during etching, the sacrificial fill is removed from the via openings.Type: GrantFiled: June 7, 1995Date of Patent: January 6, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Subhash Gupta, Rich Klein, Scott D. Luning, Ming-Ren Lin
-
Patent number: 5691573Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After all of the conductive lines have received a deposit of conformal insulating material and a flowable insulating material, the composite insulating materials are removed, preferably by etching, from those pairs of conductive lines with a gap of about 0.5 microns or less. Now, a nonconformal insulating material with a poor step function is deposited and creates a large void in the open gaps of 0.5 microns or less. After creating the void, the deposition continues and is planarized at the desired composite thickness of insulation.Type: GrantFiled: June 7, 1995Date of Patent: November 25, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell M. Erb, Robin Cheung, Rich Klein
-
Patent number: 5691238Abstract: A method of fabricating an interconnection level of conductive lines and connecting vias separated by insulation for integrated circuits and substrate carriers for semiconductor devices using a reverse damascene in the formation of the conductive lines and vias. A conductive line pattern is first used to etch completely through the layer to form conductive line openings. The openings are completely filled with a conductive material and planarized so that the surfaces of the conductive material and the insulating layer are coplanar. A via pattern is aligned perpendicular to the conductive lines and the conductive material is etched half way through the conductive lines in other than the areas covered by the via pattern. The openings thus created in the upper portion of the conductive lines are filled with insulating material to complete the dual damascene interconnection level with the conductive lines in the lower portion of the insulating layer and upwardly projecting vias in the upper portion of the layer.Type: GrantFiled: June 7, 1995Date of Patent: November 25, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Subhash Gupta, Rich Klein, Scott D. Luning, Ming-Ren Lin
-
Patent number: 5686354Abstract: A dual damascene method of fabricating an interconnection level of conductive lines and connecting vias separated by insulation for integrated circuits and substrate carriers for semiconductor devices using a thin protective via mask to form the via openings. A conductive line mask pattern is used to form conductive line openings in an insulating layer. Next, a thin protective layer of conformal material is deposited in the conducive line opening. The protective layer and the insulating layer each have etch resistance to others etchant. Using a via mask pattern, openings are etching the protective layer with the insulating layer serving as and etch stop. Next via openings are etched in the insulating material using the openings in the thin protective layer as the etch mask. If the protective layer is a conductive material, it is removed from the surface of the insulating layer either before or after the conductive line and via openings are filled with a conductive material.Type: GrantFiled: June 7, 1995Date of Patent: November 11, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Subhash Gupta, Rich Klein, Scott D. Luning, Ming-Ren Lin