Patents by Inventor Steven C. Bartling
Steven C. Bartling has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7650549Abstract: A master and a slave stage of a flip-flop are each separately clocked with non-overlapping clock signals during scan mode to eliminate a data input scan mode multiplexer. Separate, non-overlapping clocking permits the elimination of hold violations in scan mode for scan mode flip flop chains, permitting the elimination of delay buffers in the scan mode data paths. Resulting application circuits have reduced circuit area, power consumption and noise generation. A clock generator for scan mode clocking is provided to obtain the separate, non-overlapping scan mode clocks. Scan mode clocks may be generated with a toggle flip flop, a pulse generator or a clock gating circuit.Type: GrantFiled: July 1, 2005Date of Patent: January 19, 2010Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Marc Edward Royer, Cory Dean Stewart
-
Patent number: 7644383Abstract: A system and method for repairing crosstalk delays are disclosed herein. By modeling the change in effective capacitance, one may determine the delay attributable to crosstalk, and upsize cells in the failing net according to a mathematical formula in order to counter the delay.Type: GrantFiled: June 30, 2005Date of Patent: January 5, 2010Assignee: Texas Instruments IncorporatedInventors: Steven C. Bartling, Marc E. Royer, Charles M. Branch
-
Patent number: 7626850Abstract: Various systems and methods for implementing memory devices are disclosed. For example, some embodiments of the present invention provide sub-threshold memory devices that include a differential bit cell. Such a differential bit cell includes two PMOS transistors, two NMOS transistors, and two inverters. The source of the first PMOS transistor and the source of the second PMOS transistor are electrically coupled to a bit line input, and the source of the first NMOS transistor and the source of the second NMOS transistor are electrically coupled to the bit line input. The gate of the first NMOS transistor and the gate of the second NMOS transistor are electrically coupled to a word line input. The gate of the first PMOS transistor and the gate of the second PMOS transistor are electrically coupled to an inverted version of the word line input.Type: GrantFiled: April 17, 2007Date of Patent: December 1, 2009Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 7596732Abstract: A digital storage element (e.g., a flip-flop or a latch) includes a master transparent latch that receives functional data from a data input port and scan data from a scan input port and a slave transparent latch coupled to the master transparent latch. The slave transparent latch includes dedicated functional data and scan data output ports. The digital storage element operates in a functional mode and in a scan mode. While in the scan mode, a first clock signal is used by the slave transparent latch and a second clock signal is used by the master transparent latch. The first and second clock signals are non-overlapping and, as such, avoid the digital storage element from creating hold violations.Type: GrantFiled: June 30, 2005Date of Patent: September 29, 2009Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah
-
Patent number: 7587577Abstract: A system architecture including a co-processor and a memory switch resource is disclosed. The memory switch includes multiple memory blocks and switch circuitry for selectably coupling processing units of the co-processor, and also a bus slave circuit coupled to a system bus of the system, to selected ones of the memory blocks. The memory switch may be constructed as an array of multiplexers, controlled by control logic of the memory switch in response to the contents of a control register. The various processing units of the co-processor are each able to directly access one of the memory blocks, as controlled by the switch circuitry. Following processing of a block of data by one of the processing units, the memory switch associates the memory blocks with other functional units, thus moving data from one functional unit to another without requiring reading and rewriting of the data.Type: GrantFiled: November 8, 2006Date of Patent: September 8, 2009Assignee: Texas Instruments IncorporatedInventors: Marc E. Royer, Bharath M. Siravara, Steven C. Bartling, Charles M. Branch, Pedro R. Galabert, Neeraj Mogotra, Samil D. Kamath
-
Patent number: 7487417Abstract: A digital storage element (e.g., a flip-flop or a latch) comprise a master transparent latch that receives functional data from a data input port and scan data from a scan input port and a slave transparent latch coupled to the master transparent latch. The slave transparent latch comprises dedicated functional data and scan data output ports. A clock gating element is also included that gates off a clock to the slave latch, and not the master transparent latch, based on an enable signal that is asserted to disable use of the digital storage element.Type: GrantFiled: June 30, 2005Date of Patent: February 3, 2009Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah
-
Publication number: 20090015413Abstract: A radio frequency identification (RFID) tag is disclosed that comprises a transceiver and a component coupled to the transceiver. The component is adapted to collect at least one biological parameter. The transceiver is adapted to wirelessly receive power from a base device, where the power received from the base device is used to power the component.Type: ApplicationFiled: September 23, 2008Publication date: January 15, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Pedro R. GELABERT, Steven C. BARTLING, Steven C. LAZAR
-
Publication number: 20080259681Abstract: Various systems and methods for implementing memory devices are disclosed. For example, some embodiments of the present invention provide sub-threshold memory devices that include a differential bit cell. Such a differential bit cell includes two PMOS transistors, two NMOS transistors, and two inverters. The source of the first PMOS transistor and the source of the second PMOS transistor are electrically coupled to a bit line input, and the source of the first NMOS transistor and the source of the second NMOS transistor are electrically coupled to the bit line input. The gate of the first NMOS transistor and the gate of the second NMOS transistor are electrically coupled to a word line input. The gate of the first PMOS transistor and the gate of the second PMOS transistor are electrically coupled to an inverted version of the word line input.Type: ApplicationFiled: April 17, 2007Publication date: October 23, 2008Inventors: Charles M. Branch, Steven C. Bartling
-
Publication number: 20080258790Abstract: Various systems and methods for capturing data are disclosed. For example, some embodiments of the present invention provide differential jam latches. Such differential jam latches include a data input, a latch input, and an output. Further, such differential jam latches include a PMOS stage and an NMOS stage. The PMOS stage includes a first PMOS transistor, a second PMOS transistor, a third PMOS transistor and a fourth PMOS transistor. The gate of the first PMOS transistor and the gate of the second PMOS transistor are electrically coupled to an inverted version of the latch input. The gate of the third PMOS transistor is electrically coupled to the data input, and the gate of the fourth PMOS transistor is electrically coupled to an inverted version of the data input. The NMOS stage includes a first NMOS transistor, a second NMOS transistor, a third NMOS transistor and a fourth NMOS transistor.Type: ApplicationFiled: April 17, 2007Publication date: October 23, 2008Inventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 7425859Abstract: An apparatus for generating pulses includes: (a) A delay unit having an input delay locus for receiving a delay unit input signal and an output delay locus for presenting an output delay signal. The delay unit output signal is delayed by a delay interval with respect to the input delay signal. (B) A latch coupled with the delay unit to selectively keep the delay unit input signal at at least one predetermined signal level.Type: GrantFiled: June 6, 2007Date of Patent: September 16, 2008Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 7375567Abstract: A digital storage element comprising a master transparent latch that receives functional data from a data input port and scan data from a scan input port and comprises a master feedback loop with a first transistor coupled to the master feedback loop. The first transistor also is coupled to electrical ground. The digital storage element also comprises a slave transparent latch coupled to the master transparent latch, the slave transparent latch comprising dedicated functional data and scan data output ports, a slave feedback loop and a second transistor coupled to the slave feedback loop. The second transistor is coupled to electrical ground. When a clock signal is in a first state, the first single transistor is activated to preset the digital storage element. When the clock signal is in a second state, the second single transistor is activated to preset the digital storage element.Type: GrantFiled: June 30, 2005Date of Patent: May 20, 2008Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 7345518Abstract: A digital storage element comprises a master transparent latch that receives functional data from a data input port and scan data from a scan input port and a slave transparent latch coupled to the master transparent latch. The slave transparent latch comprises dedicated functional data and scan data output ports. The master and slave transparent latches have opposite transparent polarities when in a functional mode and have the same polarities (e.g., positive level sense) when in a scan mode. The transparent polarity of a transparent latch defines the state of a clock to that latch for which the transparent latch is transparent.Type: GrantFiled: June 30, 2005Date of Patent: March 18, 2008Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah, James R. Hochschild
-
Patent number: 7315191Abstract: A digital storage element comprising a master transparent latch that receives functional data from a data input port and scan data from a scan input port and comprises a master feedback loop with a first transistor coupled to the master feedback loop. The first transistor also is coupled to a voltage source. The digital storage element also comprises a slave transparent latch coupled to the master transparent latch, the slave transparent latch comprising dedicated functional data and scan data output ports, a slave feedback loop and a second transistor coupled to the slave feedback loop. The second transistor is coupled to the voltage source or a different voltage source. When a clock signal is in a first state, the first single transistor is activated to reset the digital storage element. When the clock signal is in a second state, the second single transistor is activated to reset the digital storage element.Type: GrantFiled: June 30, 2005Date of Patent: January 1, 2008Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 7274233Abstract: A digital storage element comprises a master transparent latch that receives functional data signals from data input ports and scan data signals from a scan input port, the data input ports coupled to a four-input, one-output multiplexer adapted to receive the functional data signals and to selectively output one of the functional data signals. The digital storage element also comprises a slave transparent latch coupled to the master transparent latch, the slave transparent latch comprising dedicated functional data and scan data output ports. While operating in a scan mode, a first clock signal is used by the slave transparent latch and a second clock signal is used by the master transparent latch, wherein the first and second clock signals are non-overlapping.Type: GrantFiled: June 30, 2005Date of Patent: September 25, 2007Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah
-
Patent number: 7274234Abstract: A digital storage element comprises a master transparent latch that receives functional data signals from data input ports and scan data signals from a scan input port, the data input ports coupled to a four-input, one-output multiplexer that receives the functional data signals and selectively outputs one of the functional data signals. The element comprises a slave transparent latch coupled to the master transparent latch and comprising dedicated functional and scan data output ports. While operating in a scan mode, a first clock signal is used by the slave transparent latch and a second clock signal is used by the master transparent latch, wherein the first and second clock signals are non-overlapping. A first transistor is coupled to the master transparent latch and a second transistor is coupled to the slave transparent latch. When activated, the first or second transistor resets the element.Type: GrantFiled: June 30, 2005Date of Patent: September 25, 2007Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah
-
Patent number: 7236036Abstract: An apparatus for generating pulses includes: (a) A delay unit having an input delay locus for receiving a delay unit input signal and an output delay locus for presenting an output delay signal. The delay unit output signal is delayed by a delay interval with respect to the input delay signal. (B) A latch coupled with the delay unit to selectively keep the delay unit input signal at at least one predetermined signal level.Type: GrantFiled: April 12, 2005Date of Patent: June 26, 2007Assignee: Texas Instruments IncorportedInventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 5619441Abstract: A high speed dynamic binary incrementer is provided that requires only two stages regardless of the bit width of the incrementer. The binary incrementer utilizes the inverse of logical carry expressions to provide for a first stage. A sum stage receives the inverted carry and the input signals to provide the incremented value. Dynamic wired OR Logic is utilized advantageously to provide the dynamic binary incrementer.Type: GrantFiled: October 14, 1994Date of Patent: April 8, 1997Assignee: International Business Machines CorporationInventor: Steven C. Bartling