Patents by Inventor Steven Jeffrey
Steven Jeffrey has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240131286Abstract: A cuffed tracheal tube has a shaft (10) with an inner component (30) having an inflation lumen (23) extending along a rib (33) along the outside of the component. The rib (33) terminates a short distance rearwardly of the patient end (14) of the inner component. The inflation lumen (23) is closed by an outer layer (51) applied over the inner component (30) and covering the patient end of the rib. Two closely spaced openings (54) through the rib (33) are spaced in the inflatable region of a silicone sealing cuff (13) secured around the patient end of the shaft.Type: ApplicationFiled: February 21, 2022Publication date: April 25, 2024Applicant: SMITHS MEDICAL INTERNATIONAL LIMITEDInventors: Laura Beth Morton, Ayesha Bint-E-Siddiq, Neil Steven Veasey, Christopher John Woosnam, Andrew Thomas Jeffrey
-
Patent number: 11954493Abstract: A cache system having cache sets, and the cache sets having a first cache set configured to provide a first physical output upon a cache hit and a second cache set configured to provide a second physical output upon a cache hit. The cache system also has a control register and a mapping circuit coupled to the control register to map respective physical outputs of the cache sets to a first logical cache and a second logical cache according to a state of the control register. The first logical cache can be a normal or main cache for non-speculative executions by a processor and the second logical cache can be a shadow cache for speculative executions by the processor.Type: GrantFiled: November 24, 2021Date of Patent: April 9, 2024Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Patent number: 11941402Abstract: Disclosed herein are vector index registers in vector processors that each store multiple addresses for accessing multiple positions in vectors. It is known to use scalar index registers in vector processors to access multiple positions of vectors by changing the scalar index registers in vector operations. By using a vector indexing register for indexing positions of one or more operand vectors, the scalar index register can be replaced and at least the continual changing of the scalar index register can be avoided.Type: GrantFiled: May 5, 2022Date of Patent: March 26, 2024Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Publication number: 20240095189Abstract: Systems, apparatuses, and methods related to a computer system having a processor and a main memory storing scrambled data are described. The processor may have a secure zone configured to store keys and an unscrambled zone configured to operate on unscrambled data. The processor can convert the scrambled data into the unscrambled data in the unscrambled zone using the keys retrieved from the secure zone in response to execution of instructions configured to operate on the unscrambled data. Another processor may also be coupled with the memory, but can be prevented from accessing the unscrambled data in the unscrambled zone.Type: ApplicationFiled: November 17, 2023Publication date: March 21, 2024Inventor: Steven Jeffrey Wallach
-
Patent number: 11934836Abstract: A computing device, having: a processor; memory; a first cache coupled between the memory and the processor; and a second cache coupled between the memory and the processor. During speculative execution of one or more instructions, effects of the speculative execution are contained within the second cache.Type: GrantFiled: August 15, 2022Date of Patent: March 19, 2024Assignee: Lodestar Licensing Group LLCInventor: Steven Jeffrey Wallach
-
Patent number: 11914756Abstract: Systems, apparatuses, and methods related to a computer system having a processor and a main memory storing scrambled data are described. The processor may have a cache, a register, an execution unit, and an unscrambler. The processor can load the scrambled data into the cache; and the unscrambler may convert the scrambled data into unscrambled data just in time for the register or the execution unit during instruction execution. The unscrambled data can be an instruction, an address, or an operand of an instruction. Unscrambling can be performed just before loading the data item in a scrambled form from the cache into the register in an unscrambled form, or after the data item leaves the register in the scrambled form as input to the execution unit in the unscrambled form. The unscrambled data and the scrambled data may have the same set of bits arranged in different orders.Type: GrantFiled: July 22, 2021Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Patent number: 11914726Abstract: Systems, apparatuses, and methods related to a processor having configurable permission data for controlling access to a register of the processor from instructions running in different domains are described. Instructions can be used in predefined execution domains, such as hypervisor, operating system, application, etc. Different permission bits can be set for instructions running in different domains. In response to an instruction executed in the processor generates a request to access the register, the processor is configured to determine whether to accept or reject the request based on a permission bit provided in the permission data corresponding to an execution domain in which the instruction is running.Type: GrantFiled: July 23, 2019Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Patent number: 11907158Abstract: A vector processor with a vector first and multi-lane configuration. A vector operation for a vector processor can include a single vector or multiple vectors as input. Multiple lanes for the input can be used to accelerate the operation in parallel. And, a vector first configuration can enhance the multiple lanes by reducing the number of elements accessed in the lanes to perform the operation in parallel.Type: GrantFiled: December 28, 2020Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Publication number: 20240020128Abstract: A method performed in a processor, includes: receiving, in the processor, a branch instruction in the processing; determining, by the processor, an address of an instruction after the branch instruction as a candidate for speculative execution, the address including an object identification and an offset; and determining, by the processor, whether or not to perform speculative execution of the instruction after the branch instruction based on the object identification of the address.Type: ApplicationFiled: July 17, 2023Publication date: January 18, 2024Inventor: Steven Jeffrey Wallach
-
Patent number: 11868274Abstract: Systems, apparatuses, and methods related to a computer system having a processor and a main memory storing scrambled data are described. The processor may have a secure zone configured to store keys and an unscrambled zone configured to operate on unscrambled data. The processor can convert the scrambled data into the unscrambled data in the unscrambled zone using the keys retrieved from the secure zone in response to execution of instructions configured to operate on the unscrambled data. Another processor may also be coupled with the memory, but can be prevented from accessing the unscrambled data in the unscrambled zone.Type: GrantFiled: June 8, 2021Date of Patent: January 9, 2024Assignee: Lodestar Licensing Group LLCInventor: Steven Jeffrey Wallach
-
Patent number: 11860786Abstract: A cache system, having: a first cache; a second cache; a configurable data bit; and a logic circuit coupled to a processor to control the caches based on the configurable bit. When the configurable bit is in a first state, the logic circuit is configured to: implement commands for accessing a memory system via the first cache, when an execution type is a first type; and implement commands for accessing the memory system via the second cache, when the execution type is a second type. When the configurable data bit is in a second state, the logic circuit is configured to: implement commands for accessing the memory system via the second cache, when the execution type is the first type; and implement commands for accessing the memory system via the first cache, when the execution type is the second type.Type: GrantFiled: December 13, 2021Date of Patent: January 2, 2024Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Patent number: 11775308Abstract: A cache system having cache sets, registers associated with the cache sets respectively, and a logic circuit coupled to a processor to control the cache sets according to the registers. When a connection to an address bus of the system receives a memory address from the processor, the logic circuit can be configured to: generate an extended tag from at least the memory address; and determine whether the generated extended tag matches with a first extended tag for a first cache set or a second extended tag for a second cache set of the system. Also, the logic circuit can also be configured to implement a command received from the processor via the first cache set in response to the generated extended tag matching with the first extended tag and via the second cache set in response to the generated extended tag matching with the second extended tag.Type: GrantFiled: May 11, 2022Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Publication number: 20230300053Abstract: A network verification system uses general-purpose programming language to create network verification tests. A test orchestrator builds a model of the network only using data from the network verification test. An optimization testing manager creates symbolic packets for verification tests using assertions based on a packet library embedded into the testing manager and the general-purpose programming language.Type: ApplicationFiled: April 30, 2021Publication date: September 21, 2023Inventors: Ryan Andrew BECKETT, Karthick JAYARAMAN, Neha Milind RAJE, Jitendra PADHYE, Christopher Scott JOHNSTON, Steven Jeffrey BENALOH, Nikolaj BJORNER, Andrey Aleksandrovic RYBALCHENKO, Nuno CERQUEIRA AFONSO, Nuno CLAUDINO PEREIRA LOPES, Sharad AGARWAL, Hang Kwong LEE, Aniruddha PARKHI, Maik RIECHERT
-
Patent number: 11740291Abstract: Included are embodiments for remotely determining a battery characteristic. Some embodiments include searching for a first wireless signal that identifies the energy storage device and, in response to receiving the first wireless signal, determining a current charge level of the energy storage device. Some embodiments include receiving a second wireless signal from the energy storage device, determining from the second wireless signal, whether the current charge level of the energy storage device reaches a predetermined threshold, and in response to determining that the current charge level of the energy storage device reaches the predetermined threshold, facilitating replacement of the battery.Type: GrantFiled: April 15, 2022Date of Patent: August 29, 2023Assignee: DURACELL U.S. OPERATIONS, INC.Inventors: Nancy Taylor Dempsey, Karen Coltharp McGinnis, Elizabeth Jane Wenzel, Mathias Amann, Jordan Todorov Bourilkov, Sergio Coronado Hortal, Jonathan Livingston Joyce, Faiz Feisal Sherman, Steven Jeffrey Specht
-
Patent number: 11734015Abstract: A cache system, having a first cache, a second cache, and a logic circuit coupled to control the first cache and the second cache according to an execution type of a processor. When an execution type of a processor is a first type indicating non-speculative execution of instructions and the first cache is configured to service commands from a command bus for accessing a memory system, the logic circuit is configured to copy a portion of content cached in the first cache to the second cache. The cache system can include a configurable data bit. The logic circuit can be coupled to control the caches according to the bit. Alternatively, the caches can include cache sets. The caches can also include registers associated with the cache sets respectively. The logic circuit can be coupled to control the cache sets according to the registers.Type: GrantFiled: June 13, 2022Date of Patent: August 22, 2023Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Patent number: 11720367Abstract: A method performed in a processor, includes: receiving, in the processor, a branch instruction in the processing; determining, by the processor, an address of an instruction after the branch instruction as a candidate for speculative execution, the address including an object identification and an offset; and determining, by the processor, whether or not to perform speculative execution of the instruction after the branch instruction based on the object identification of the address.Type: GrantFiled: March 29, 2022Date of Patent: August 8, 2023Inventor: Steven Jeffrey Wallach
-
Publication number: 20230231806Abstract: Ghost routing is a network verification technique that uses a portion of a production network itself to verify the impact of potential network changes. Ghost routing logically partitions the production network into a main network and a ghost network. The main network handles live traffic while the ghost network handles traffic generated for diagnostic purposes. The ghost network may have a network topology identical to the production network and may use the same hardware and software as the production network. An operator may implement a network configuration change on the ghost network and then use verification tools to verify that the network configuration change on the ghost network does not result in bugs. Verifying on the ghost network may not affect the main network. If the network operator verifies the network configuration change on the ghost network, the network operator may implement the network configuration change on the main network.Type: ApplicationFiled: March 28, 2023Publication date: July 20, 2023Inventors: Jitendra PADHYE, Karthick JAYARAMAN, Wei BAI, Rachee SINGH, Ryan Andrew BECKETT, Sarah Elisabeth MCCLURE, Neha Milind RAJE, Steven Jeffrey BENALOH, Christopher Scott JOHNSTON
-
Patent number: 11681594Abstract: Disclosed herein are vector index registers for storing or loading indexes of true and/or false results of conditional operations using multiple lane processing in vector processors. Each of the vector index registers store multiple addresses for accessing multiple positions in operand vectors in various types of operations that can leverage multi-lane processing.Type: GrantFiled: May 6, 2022Date of Patent: June 20, 2023Assignee: Micron Technology, Inc.Inventor: Steven Jeffrey Wallach
-
Patent number: 11652742Abstract: Ghost routing is a network verification technique that uses a portion of a production network itself to verify the impact of potential network changes. Ghost routing logically partitions the production network into a main network and a ghost network. The main network handles live traffic while the ghost network handles traffic generated for diagnostic purposes. The ghost network may have a network topology identical to the production network and may use the same hardware and software as the production network. An operator may implement a network configuration change on the ghost network and then use verification tools to verify that the network configuration change on the ghost network does not result in bugs. Verifying on the ghost network may not affect the main network. If the network operator verifies the network configuration change on the ghost network, the network operator may implement the network configuration change on the main network.Type: GrantFiled: October 16, 2020Date of Patent: May 16, 2023Assignee: Microsoft Technology Licensing, LLCInventors: Jitendra Padhye, Karthick Jayaraman, Wei Bai, Rachee Singh, Ryan Andrew Beckett, Sarah Elisabeth McClure, Neha Milind Raje, Steven Jeffrey Benaloh, Christopher Scott Johnston
-
Publication number: 20230146488Abstract: A system, method and apparatus to facilitate data exchange via pointers. For example, in a computing system having a first processor and a second processor that is separate and independent from the first processor, the first processor can run a program configured to use a pointer identifying a virtual memory address having an ID of an object and an offset within the object. The first processor can use the virtual memory address to store data at a memory location in the computing system and/or identify a routine at the memory location for execution by the second processor. After the pointer is communicated from the first processor to the second processor, the second processor can access the same memory location identified by the virtual memory address. The second processor may operate on the data stored at the memory location or load the routine from the memory location for execution.Type: ApplicationFiled: December 30, 2022Publication date: May 11, 2023Inventor: Steven Jeffrey Wallach