Patents by Inventor Steven Voldman
Steven Voldman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070004160Abstract: A diode structure fabrication method. In a P? substrate, an N+ layer is implanted. The N+ layer has an opening whose size affects the breakdown voltage of the diode structure. Upon the N+ layer, an N? layer is formed. Then, a P+ region is formed to serve as an anode of the diode structure. An N+ region can be formed on the surface of the substrate to serve as a cathode of the diode structure. By changing the size of the opening in the N+ layer during fabrication, the breakdown voltage of the diode structure can be changed (tuned) to a desired value.Type: ApplicationFiled: September 1, 2006Publication date: January 4, 2007Inventor: Steven Voldman
-
Publication number: 20060273372Abstract: An ESD LUBISTOR structure based on FINFET technology employs a vertical fin (a thin vertical member containing the source, drain and body of the device) in alternatives with and without a gate. The gate may be connected to the external electrode being protected to make a self-activating device or may be connected to a reference voltage. The device may be used in digital or analog circuits.Type: ApplicationFiled: June 2, 2005Publication date: December 7, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Steven Voldman, Jack Mandelman
-
Publication number: 20060267101Abstract: An electrostatic discharge protection network that uses triple well semiconductor devices either singularly or in a series configuration. The semiconductor devices are preferably in diode junction type configuration.Type: ApplicationFiled: June 21, 2006Publication date: November 30, 2006Inventors: James Pequignot, Jeffrey Sloan, Douglas Stout, Steven Voldman
-
Publication number: 20060264026Abstract: A circuit is provided which prevents dendrite formation on interconnects during semiconductor device processing due to a dendrite-forming current. The circuit includes a switch located in at least one of the dendrite-forming current paths. The switch is configured to be open or in the “off” state during processing, and is configured to be closed or in the “on” state after processing to allow proper functioning of the semiconductor device. The switch may include an nFET or pFET, depending on the environment in which it is used to control or prevent dendrite formation. The switch may be configured to change to the “closed” state when an input signal is provided during operation of the fabricated semiconductor device.Type: ApplicationFiled: August 1, 2006Publication date: November 23, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas Hershberger, Steven Voldman, Michael Zierak
-
Publication number: 20060249787Abstract: A structure for improving the electrostatic discharge robustness of an integrated circuit having an electrostatic discharge (ESD) device and a receiver network connected to a pad by interconnects. The interconnect between the pad and the ESD device has a high-k material placed adjacent to at least one surface of the interconnect and extending over the thermal diffusion distance of the interconnect. The high-k material improves the critical current density of the interconnect by increasing the heat capacity and thermal conductivity of the interconnect. The high-k material can be placed on the sides, top and/or bottom of the interconnect. In multiple wire interconnects, the high-k material is placed between the wires of the interconnect. A low-k material is placed beyond the high-k material to reduce the capacitance of the interconnect. The combination of low-k and high-k materials provides an interconnect structure with improved ESD robustness and low capacitance that is well suited for an ESD device.Type: ApplicationFiled: May 9, 2005Publication date: November 9, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Steven Voldman
-
Publication number: 20060246682Abstract: A method of integrating circuit components under bond pads includes establishing a trench border on a circuit element and synthesizing a set of trench mesh edges of a trench mesh to be coincident with the trench border on the circuit element. The method further includes eliminating a trench mesh contained within the trench border of the trench circuit element.Type: ApplicationFiled: April 28, 2005Publication date: November 2, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ephrem Gebreselasie, William Motsiff, Wolfgang Sauter, Steven Voldman
-
Publication number: 20060234484Abstract: A scatter-implant process and device is provided where a bi-level doping pattern is achieved in a single doping step. Additionally, devices having different breakdown voltages can be produced in a single implant process. The scatter-implant is fabricated by scattering implant ions off the edge of a mask, thereby reducing the ion energy causing the ions to doping shallower regions than the non-scattered ions which dope a lower region. By adjusting various parameters of the doping process such as, for example, ion type, ion energy, mask type and geometry, in a position of scattering edge relative to other structure of the device, the scatter-implant can be tuned to achieve certain properties of the semiconductor device. Additionally, circuits can be made using the scatter-implant process where pre-selected portion of the circuit incorporate the scatter-implant region and other portions of the circuit do not rely on the scatter region.Type: ApplicationFiled: April 14, 2005Publication date: October 19, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Lanzerotti, David Sheridan, Steven Voldman
-
Publication number: 20060187596Abstract: An SOI integrated circuit includes ESD protection on an SOI chip. A first power domain and a second power domain are provided in the SOI chip. In one embodiment , a charge modulation network in the SOI chip between the first power domain and the second power domain mitigates accumulation of electrical charge in an electrically isolated region of the SOI chip. In another embodiment, an ESD protection device in the SOI chip electrically connects the first power domain and the second power domain via a low metal layer to provide a discharge path for accumulated charge.Type: ApplicationFiled: February 24, 2005Publication date: August 24, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David Cain, Jeffrey Gambino, Norman Rohrer, Daryl Seitzer, Steven Voldman
-
Publication number: 20060187595Abstract: An apparatus for controlling leakage current in an electrostatic discharge (ESD) clamping network of an integrated circuit includes a bipolar ESD protection circuit having a trigger device and at least one discharge device. A leakage disablement network is coupled to the ESD protection circuit, wherein the leakage disablement network is configured to limit leakage current through one or more of the trigger device and the at least one discharge device, in the absence of an ESD event.Type: ApplicationFiled: February 22, 2005Publication date: August 24, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alan Botula, Steven Voldman
-
Publication number: 20060166426Abstract: A structure, apparatus and method for circuits to minimize sensitivity to latch. The method includes, for example, identifying element density of at least one functional circuit block and element attributes of elements associated with the at least one functional circuit block. An element density function parameterized from the element attributes is formed. The placement of the at least one functional circuit block is modified relative to other functional circuit blocks based on the element density function to substantially eliminate latching effects in a circuit.Type: ApplicationFiled: April 6, 2006Publication date: July 27, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Steven VOLDMAN
-
Publication number: 20060157824Abstract: A semiconductor device and a method of fabricating a semiconductor device having multiple subcollectors which are formed in a common wafer, in order to provide multiple structures having different characteristic and frequency response are provided. The subcollectors may be provided using different doses or different material implants resulting in devices having different optimum unity current gain cutoff frequency (fT) and breakdown voltage (BVCEO and BVCBO) on a common wafer.Type: ApplicationFiled: December 13, 2005Publication date: July 20, 2006Applicant: International Business Machines CorporationInventors: James Dunn, Louis Lanzerotti, Steven Voldman
-
Publication number: 20060110909Abstract: A circuit is provided which prevents dendrite formation on interconnects during semiconductor device processing due to a dendrite-forming current. The circuit includes a switch located in at least one of the dendrite-forming current paths. The switch is configured to be open or in the “off” state during processing, and is configured to be closed or in the “on” state after processing to allow proper functioning of the semiconductor device. The switch may include an nFET or pFET, depending on the environment in which it is used to control or prevent dendrite formation. The switch may be configured to change to the “closed” state when an input signal is provided during operation of the fabricated semiconductor device.Type: ApplicationFiled: November 23, 2004Publication date: May 25, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas Hershberger, Steven Voldman, Michael Zierak
-
Publication number: 20060048080Abstract: A method for computer aided design of semiconductor chips which minimizes sensitivity to latchup is provided. The method evaluates electron transmission, reflection and absorption at geometric shapes that represent components of the semiconductor.Type: ApplicationFiled: August 27, 2004Publication date: March 2, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anne Watson, Steven Voldman
-
Publication number: 20050280093Abstract: An integrated circuit structure, a trigger device and a method of electrostatic discharge protection, the integrated circuit structure including: a substrate having a top surface defining a horizontal direction, the substrate of a first dopant type; a first horizontal layer in the substrate, the first layer of a second dopant type; and a second horizontal layer of the first dopant type, the second layer on top of the first layer and between the top surface of the substrate and the first layer, the second layer electrically modulated by the first layer.Type: ApplicationFiled: August 10, 2005Publication date: December 22, 2005Inventors: Steven Voldman, Michael Zierak
-
Publication number: 20050283265Abstract: A scheduling optimizer system, method and program product that analyzes a device for sensitivities, such as ESD sensitivities, and allows for modification of a floor schedule of the assembly unit of the device based on the sensitivity of the device while improving the overall performance of the assembly unit are disclosed. The scheduling optimizer analyzes sensitivity data for a device during operation of the assembly unit on the floor schedule. The floor schedule is then optimized based on the analyzed sensitivity data.Type: ApplicationFiled: June 16, 2004Publication date: December 22, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian Denton, Cuc Huynh, Shreesh Tandel, Steven Voldman
-
Publication number: 20050233534Abstract: A silicon germanium heterojunction bipolar transistor device and method comprises a semiconductor region, and a diffusion region in the semiconductor region, wherein the diffusion region is boron-doped, wherein the semiconductor region comprises a carbon dopant therein to minimize boron diffusion, and wherein a combination of an amount of the dopant, an amount of the boron, and a size of the semiconductor region are such that the diffusion region has a sheet resistance of less than approximately 4 Kohms/cm2. Also, the diffusion region is boron-doped at a concentration of 1×1020/cm3 to 1×1021/cm3. Additionally, the semiconductor region comprises 5-25% germanium and 0-3% carbon. By adding carbon to the semiconductor region, the device achieves an electrostatic discharge robustness, which further causes a tighter distribution of a power-to-failure of the device, and increases a critical thickness and reduces the thermal strain of the semiconductor region.Type: ApplicationFiled: May 4, 2005Publication date: October 20, 2005Applicant: International Business Machines CorporationInventors: Louis Lanzerotti, Brian Ronan, Steven Voldman
-
Publication number: 20050225910Abstract: A circuit and a method for the electrostatic discharge protection of integrated circuits. The electrostatic discharge protection circuit, including: an electrostatic discharge protection circuit, comprising: a first bipolar transistor coupled between a first circuit node and a second circuit node, the first bipolar transistor having a non-uniform subcollector region geometry, the first bipolar transistor having a different value for collector to emitter breakdown voltage than a value for collector to emitter breakdown voltage of an otherwise identical bipolar transistor having a uniform subcollector region geometry.Type: ApplicationFiled: March 31, 2004Publication date: October 13, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andreas Stricker, Steven Voldman
-
Publication number: 20050221572Abstract: A resistor device structure and method of manufacture therefore, wherein the resistor device structure invention includes a plurality of alternating conductive film and insulative film layers, at least two of the conductive film layers being electrically connected in parallel to provide for high current flow through the resistor device at high frequencies with increased temperature and mechanical stability. The alternating conductive film and insulative film layers may be of a planar or non-planar geometric spatial orientation. The alternating conductive film and insulative film layers may include lateral and vertical portions designed to enable a uniform current density flow within the structure itself through a self-ballasting effect within the physical resistor.Type: ApplicationFiled: May 6, 2005Publication date: October 6, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ebenezer Eshun, Steven Voldman
-
Publication number: 20050218921Abstract: A method, system and apparatus are provided for operating a Picosecond Imaging Circuit Analysis (PICA)/high current source system include applying pulses from a high current pulse source to a Device Under Test (DUT). A photosensor detects photon emissions from the DUT. Signals from the photosensor are used to map photon emissions from the DUT. Data processing means relate the photon emissions to specific features of the DUT.Type: ApplicationFiled: March 31, 2004Publication date: October 6, 2005Applicant: International Business Machines CorporationInventors: Naoko Sanda, Steven Voldman, Alan Weger
-
Publication number: 20050167786Abstract: A method and system for forming a semiconductor device having superior ESD protection characteristics. A resistive material layer is disposed within a contact hole on at least one of the contact stud upper and lower surface. In preferred embodiments, the integral resistor has a resistance value of between about one Ohm and about ten Ohms, or between 10 and 100 Ohms. Embodiments of the resistive layer include sputtered silicon material, a tunnel oxide, a tunnel nitride, a silicon-implanted oxide, a silicon-implanted nitride, or an amorphous polysilicon. Embodiments of the invention include SRAMs, bipolar transistors, SOI lateral diodes, MOSFETs and SiGe Transistors.Type: ApplicationFiled: February 3, 2004Publication date: August 4, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jason Gill, Terence Hook, Randy Mann, William Murphy, William Tonti, Steven Voldman