Patents by Inventor Sunao Torii
Sunao Torii has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11023021Abstract: Provided is a cooling system capable of effectively avoiding generation of bubbles in the flow passage including the piping unit that climbs over the barrier upon start of the pump that has been in the stopped state. The cooling system 100 includes a cooling tank 11 filled with a coolant C, flow passages 15, 16 through which the coolant discharged from an outlet of the cooling tank 11 returns to an inlet of the cooling tank 11, an inverted U-like piping unit 16a disposed in the middle of the flow passage 16, a main pump 31, an auxiliary pump 33 disposed opposite the main pump 31 while interposing the inverted U-like piping unit 16a with the main pump 31, and a controller 35 which controls driving operations of the main pump 31 and the auxiliary pump 33. The controller 35 drives the auxiliary pump 33 for a predetermined time period before starting the main pump 31.Type: GrantFiled: April 28, 2016Date of Patent: June 1, 2021Assignee: EXASCALER INC.Inventors: Motoaki Saito, Sunao Torii
-
Publication number: 20210103320Abstract: Provided is a cooling system capable of effectively avoiding generation of bubbles in the flow passage including the piping unit that climbs over the barrier upon start of the pump that has been in the stopped state. The cooling system 100 includes a cooling tank 11 filled with a coolant C, flow passages 15, 16 through which the coolant discharged from an outlet of the cooling tank 11 returns to an inlet of the cooling tank 11, an inverted U-like piping unit 16a disposed in the middle of the flow passage 16, a main pump 31, an auxiliary pump 33 disposed opposite the main pump 31 while interposing the inverted U-like piping unit 16a with the main pump 31, and a controller 35 which controls driving operations of the main pump 31 and the auxiliary pump 33. The controller 35 drives the auxiliary pump 33 for a predetermined time period before starting the main pump 31.Type: ApplicationFiled: April 28, 2016Publication date: April 8, 2021Inventors: Motoaki SAITO, Sunao TORII
-
Patent number: 8738881Abstract: Provided is a performance optimization system that can identify a case where the impact on performance is large even when the number of cache misses is small.Type: GrantFiled: February 6, 2009Date of Patent: May 27, 2014Assignee: NEC CorporationInventors: Noriaki Suzuki, Sunao Torii, Junji Sakai
-
Patent number: 8638665Abstract: A router includes: a flit arrival time management section that records flit arrival time which is the time at which the packet is received for the first time, transmission interval of the packet which are acquired from a control packet transmitted prior to the first transmission of a packet and input and output channels of the control packet and requires a crossbar section for an output channel from which the packet is supposed to be output before the flit arrival time; a switch assignment section that performs arbitration on the output channel request and performs input/output connection relationship setting processing; and a switch assignment verification section that verifies whether a result of the input/output connection relationship setting processing coincides with the actual routing of the packet. The cross bar section performs switching of the arriving packet using a result of the input/output connection relationship processing.Type: GrantFiled: April 30, 2009Date of Patent: January 28, 2014Assignee: NEC CorporationInventors: Masamichi Takagi, Sunao Torii
-
Patent number: 8531963Abstract: A semiconductor integrated circuit of the invention comprises a plurality of cores, and an interconnecting network including adaptors connected to each of the cores and a plurality of routers connecting the adaptors to communicate therebetween. Transmission side adaptors store first delivery information, and control delivery of the request signal to be received from the first core in accordance with the first delivery information. Reception side adaptors store second delivery information, and control delivery of the request signal to be received through the interconnecting network to the second core in accordance with the second delivery information. The first delivery information and the second delivery information are hierarchically set.Type: GrantFiled: May 30, 2008Date of Patent: September 10, 2013Assignee: NEC CorporationInventors: Hiroaki Inoue, Masamichi Takagi, Masaki Uekubo, Sunao Torii, Masato Edahiro
-
Patent number: 8412867Abstract: A semiconductor integrated circuit of the invention comprises a plurality of cores, and an interconnecting network including adaptors connected to each of the cores and a plurality of routers connecting the adaptors to communicate therebetween. The adaptors keep delivery information indicating a delivery condition of a request signal received from the cores and control delivery of the request signal received from the cores in accordance with the delivery information.Type: GrantFiled: May 30, 2008Date of Patent: April 2, 2013Assignee: NEC CorporationInventors: Hiroaki Inoue, Masamichi Takagi, Masaki Uekubo, Sunao Torii, Masato Edahiro
-
Patent number: 8125364Abstract: A compression engine starts compressing data by a preset first compression rule, compresses the following data by a second compression rule when the characteristics of the data satisfy a predetermined switching condition, and returns to the first compression rule when the characteristics of the data do not satisfy the switching condition to compress the data and the following data. A decompression engine starts decompressing compressed data by a first decompression rule corresponding to the first compression rule, decompresses the following compressed data by a second decompression rule corresponding to the second compression rule when the characteristics of the data after decompression satisfy the switching condition, and returns to the first decompression rule when the characteristics of the data after decompression do not satisfy the switching condition to decompress the data and the following compressed data.Type: GrantFiled: July 24, 2008Date of Patent: February 28, 2012Assignee: NEC CorporationInventor: Sunao Torii
-
Publication number: 20110199241Abstract: A compression engine starts compressing data by a preset first compression rule, compresses the following data by a second compression rule when the characteristics of the data satisfy a predetermined switching condition, and returns to the first compression rule when the characteristics of the data do not satisfy the switching condition to compress the data and the following data. A decompression engine starts decompressing compressed data by a first decompression rule corresponding to the first compression rule, decompresses the following compressed data by a second decompression rule corresponding to the second compression rule when the characteristics of the data after decompression satisfy the switching condition, and returns to the first decompression rule when the characteristics of the data after decompression do not satisfy the switching condition to decompress the data and the following compressed data.Type: ApplicationFiled: July 24, 2008Publication date: August 18, 2011Applicant: NEC CORPORATIONInventor: Sunao Torii
-
Patent number: 7911216Abstract: A main functional structure executes continuous predetermined operations to continuously generate events associated with the operations. A debug/trace circuit compares an event occurring at the main functional structure with detection condition indicating information of one entry in a control information list, and executes the operation designated by operation indicating information paired with the detection condition indicating information in accordance with the result of the comparison. The debug/trace circuit continuously performs this in accordance with the control information list to identify the event.Type: GrantFiled: January 25, 2008Date of Patent: March 22, 2011Assignee: NEC CorporationInventors: Noriaki Suzuki, Sunao Torii
-
Publication number: 20110026405Abstract: A router includes: a flit arrival time management section that records flit arrival time which is the time at which the packet is received for the first time, transmission interval of the packet which are acquired from a control packet transmitted prior to the first transmission of a packet and input and output channels of the control packet and requires a crossbar section for an output channel from which the packet is supposed to be output before the flit arrival time; a switch assignment section that performs arbitration on the output channel request and performs input/output connection relationship setting processing; and a switch assignment verification section that verifies whether a result of the input/output connection relationship setting processing coincides with the actual routing of the packet. The cross bar section performs switching of the arriving packet using a result of the input/output connection relationship processing.Type: ApplicationFiled: April 30, 2009Publication date: February 3, 2011Inventors: Masamichi Takagi, Sunao Torii
-
Publication number: 20100332709Abstract: Provided is a performance optimization system that can identify a case where the impact on performance is large even when the number of cache misses is small.Type: ApplicationFiled: February 6, 2009Publication date: December 30, 2010Inventors: Noriaki Suzuki, Sunao Torii, Junji Sakai
-
Publication number: 20100321051Abstract: A main functional structure executes continuous predetermined operations to continuously generate events associated with the operations. A debug/trace circuit compares an event occurring at the main functional structure with detection condition indicating information of one entry in a control information list, and executes the operation designated by operation indicating information paired with the detection condition indicating information in accordance with the result of the comparison. The debug/trace circuit continuously performs this in accordance with the control information list to identify the event.Type: ApplicationFiled: January 25, 2008Publication date: December 23, 2010Inventors: Noriaki Suzuki, Sunao Torii
-
Publication number: 20100183015Abstract: A semiconductor integrated circuit of the invention comprises a plurality of cores, and an interconnecting network including adaptors connected to each of the cores and a plurality of routers connecting the adaptors to communicate therebetween. Transmission side adaptors store first delivery information, and control delivery of the request signal to be received from the first core in accordance with the first delivery information. Reception side adaptors store second delivery information, and control delivery of the request signal to be received through the interconnecting network to the second core in accordance with the second delivery information. The first delivery information and the second delivery information are hierarchically set.Type: ApplicationFiled: May 30, 2008Publication date: July 22, 2010Inventors: Hiroaki Inoue, Masamichi Takagi, Masaki Uekubo, Sunao Torii, Masato Edahiro
-
Publication number: 20100172366Abstract: A semiconductor integrated circuit of the invention comprises a plurality of cores, and an interconnecting network including adaptors connected to each of the cores and a plurality of routers connecting the adaptors to communicate therebetween. The adaptors keep delivery information indicating a delivery condition of a request signal received from the cores and control delivery of the request signal received from the cores in accordance with the delivery information.Type: ApplicationFiled: May 30, 2008Publication date: July 8, 2010Inventors: Hiroaki Inoue, Masamichi Takagi, Masaki Uekubo, Sunao Torii, Masato Edahiro
-
Patent number: 7650453Abstract: A technique for improving usage efficiency of a shared resource and improving processing capacity in an information processing apparatus, without increasing the transmission rate or the bit width of a bus is disclosed. Multiple bus interfaces are connected to at least one shared resource. The multiple bus interfaces are connected to a multi-layer bus respectively. Furthermore, data buffers for holding read data and write data respectively are provided for each bus interface. An arbiter arbitrates access requests from the respective bus interfaces, and the shared resource reads and writes data in response to the access request which has been given an access right.Type: GrantFiled: September 2, 2005Date of Patent: January 19, 2010Assignee: NEC CorporationInventor: Sunao Torii
-
Patent number: 7418583Abstract: A detector detects at least one kind of dependence in address between instructions executed by at least a processor, the detector being adopted to detect a possibility of presence of the at least one kind of dependence, wherein if the at least one kind of dependence is present in fact, then the detector detects a possibility of presence of the at least one kind of dependence, and if the at least one kind of dependence is not present in fact, then the detector may detect a pseudo presence of the at least one kind of dependence. The detector has an execution history storing unit with a plurality of entries and an address converter for converting an address of a memory access instruction into an entry number, where different addresses may be converted into entry numbers that are the same.Type: GrantFiled: May 11, 2005Date of Patent: August 26, 2008Assignee: NEC CorporationInventors: Atsufumi Shibayama, Satoshi Matsushita, Sunao Torii, Naoki Nishi
-
Publication number: 20070266196Abstract: A technique for improving usage efficiency of a shared resource and improving processing capacity in an information processing apparatus, without increasing the transmission rate or the bit width of a bus is disclosed. Multiple bus interfaces are connected to at least one shared resource. The multiple bus interfaces are connected to a multi-layer bus respectively. Furthermore, data buffers for holding read data and write data respectively are provided for each bus interface. An arbiter arbitrates access requests from the respective bus interfaces, and the shared resource reads and writes data in response to the access request which has been given an access right.Type: ApplicationFiled: September 2, 2005Publication date: November 15, 2007Applicant: NEC CORPORATIONInventor: Sunao Torii
-
Patent number: 7266643Abstract: The data processing unit uses, for predetermined information processing, a series of data read by uniformly accessing a predetermined address range of the external storage device through the external interface. The determination unit determines whether to write the data read from the external storage device by the data processing unit to the internal storage unit or not and writes, to the internal storage unit, data determined to be written to the internal storage unit. When again reading data within the same address range of the external storage device, the data processing unit alternatively reads data from the internal storage unit.Type: GrantFiled: June 28, 2004Date of Patent: September 4, 2007Assignee: NEC CorporationInventor: Sunao Torii
-
Patent number: 6970997Abstract: When a processor executes a memory operation instruction by means of data dependence speculative execution, a speculative execution result history table which stores history information concerning success/failure results of the speculative execution of memory operation instructions of the past is referred to and thereby whether the speculative execution will succeed or fail is predicted. In the prediction, the target address of the memory operation instruction is converted by a hash function circuit into an entry number of the speculative execution result history table (allowing the existence of aliases), and an entry of the table designated by the entry number is referred to. If the prediction is “success”, the memory operation instruction is executed in out-of-order execution speculatively (with regard to data dependence relationship between the instructions).Type: GrantFiled: May 22, 2002Date of Patent: November 29, 2005Assignee: NEC CorporationInventors: Atsufumi Shibayama, Satoshi Matsushita, Sunao Torii, Naoki Nishi
-
Patent number: 6961935Abstract: A program is divided into several instruction streams, and each of them is executed as a thread. A thread processor executed the thread. The thread generates another thread, but one thread is controlled to make a fork operation at most once. Each thread is terminated in the order of generations. A thread manager may be shared with the several thread processors or be distributed to the several thread processors. The thread manager includes a thread sequencer and a thread status table. The thread status table manages execution status of each thread processor and parent-child relation. The thread sequencer requests a thread generation and permits its termination in accordance with the content of the thread status table. The thread processor can execute a thread speculatively.Type: GrantFiled: April 3, 2002Date of Patent: November 1, 2005Assignee: NEC CorporationInventor: Sunao Torii