Patents by Inventor Sung Chung Park
Sung Chung Park has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8667365Abstract: A memory system includes a plurality of memory devices, a controller configured to control the plurality of memory devices, and at least one channel connected between the plurality of memory devices and the controller. The at least one channel includes input/output data lines and control signal lines, which are connected with the plurality of memory devices, and chip enable signal lines respectively connected to each of the plurality of memory devices, wherein the chip enable signal lines enable the plurality of memory devices independently.Type: GrantFiled: October 23, 2008Date of Patent: March 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Nam Phil Jo, Dong Hyuk Chae, Sung Chung Park, Dong Gu Kang
-
Publication number: 20130294158Abstract: A multi-level cell (MLC) memory device may include ‘a’ number of m-bit MLC memory cells; an encoder that encodes ‘k’ bits of data at a code rate of k/n to generate an encoded bit stream; and a signal mapping module that applies pulses to the MLC memory cells in order to write the encoded bit stream in the MLC memory cells. In the device, ‘a’ and ‘m’ may be integers greater than or equal to 2, ‘k’ and ‘n’ may be integers greater than or equal to 1, and ‘n’ may be greater than ‘k’. A method of storing data in the device may include encoding ‘k’ bits of data at a code rate of k/n to generate an encoded bit stream. A method of reading data from the device may include decoding ‘n’ bits of data at a code rate of n/k to generate a decoded bit stream.Type: ApplicationFiled: July 8, 2013Publication date: November 7, 2013Inventors: Jun Jin KONG, Sung Chung PARK, Dong-Ku KANG, Young Hwan LEE, Si Hoon HONG, Jae Woong HYUN
-
Patent number: 8499217Abstract: Memory devices and/or error control codes (ECC) decoding methods may be provided. A memory device may include a memory cell array, and a decoder to perform hard decision decoding of first data read from the memory cell array by a first read scheme, and to generate output data and error information of the output data. The memory device may also include and a control unit to determine an error rate of the output data based on the error information, and to determine whether to transmit an additional read command for soft decision decoding to the memory cell array based on the error rate. An ECC decoding time may be reduced through such a memory device.Type: GrantFiled: May 14, 2008Date of Patent: July 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Hwan Song, Jun Jin Kong, Jae Hong Kim, Kyoung Lae Cho, Sung Chung Park
-
Patent number: 8499215Abstract: A multi-level cell (MLC) memory device may include ‘a’ number of m-bit MLC memory cells; an encoder that encodes ‘k’ bits of data at a code rate of k/n to generate an encoded bit stream; and a signal mapping module that applies pulses to the MLC memory cells in order to write the encoded bit stream in the MLC memory cells. In the device, ‘a’ and ‘m’ may be integers greater than or equal to 2, ‘k’ and ‘n’ may be integers greater than or equal to 1, and ‘n’ may be greater than ‘k’. A method of storing data in the device may include encoding ‘k’ bits of data at a code rate of k/n to generate an encoded bit stream. A method of reading data from the device may include decoding ‘n’ bits of data at a code rate of n/k to generate a decoded bit stream.Type: GrantFiled: May 24, 2007Date of Patent: July 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Jin Kong, Sung Chung Park, Dong Ku Kang, Young Hwan Lee, Si Hoon Hong, Jae Woong Hyun
-
Patent number: 8458578Abstract: According to an example embodiment, a method of generating a soft decision value using an Analog-to-Digital Converter (ADC) having a given resolution may include receiving metric values calculated based on levels of a transmission signal and output levels of the ADC. Metric values corresponding to a level of a received signal may be selected from among the received metric values. A first maximum metric value may be detected from among the selected metric values when a transmission bit is a first level, and a second maximum metric value may be detected from among the selected metric values when the transmission bit is a second level. The soft decision value may be generated based on a difference between the first maximum metric value and the second maximum metric value.Type: GrantFiled: October 30, 2007Date of Patent: June 4, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Chung Park, Jun Jin Kong, Seung Jae Lee, Seung-Hwan Song
-
Patent number: 8255770Abstract: A Multi-Level Cell (MLC) memory device and method thereof are provided. The example MLC memory device may be configured to perform data operations, and may include an MLC memory cell, a first coding device performing a first coding function, the first coding function being one of an encoding function and a decoding function, a second coding device performing a second coding function, the second coding function being one of an encoding function and a decoding function and a signal module configured to perform at least one of instructing the MLC memory cell to store data output by the second coding device if the first and second coding functions are encoding functions, and generating a demapped bit stream based on data retrieved from the MLC memory cell if the first and second coding functions are decoding functions.Type: GrantFiled: May 9, 2011Date of Patent: August 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Chung Park, Jun Jin Kong, Young Hwan Lee, Dong Ku Kang
-
Patent number: 8239726Abstract: A code encoding apparatus includes a delay circuit and a code generator. The delay circuit generates delayed information based on p-bit input information received in parallel. The delayed information is generated according to a clock. The code generator generates n·p-bit code based on at least one of the input information and the delayed information, where n is a rational number.Type: GrantFiled: January 18, 2008Date of Patent: August 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Jin Kong, Sung Chung Park, Seung-Hwan Song, Jong Han Kim, Young Hwan Lee, Kyoung Lae Cho, Nam Phil Jo, Sung-Jae Byun
-
Patent number: 8171382Abstract: An encoding system for encoding error control codes may include a first encoder configured to encode an input bit stream to generate first bit streams of C-bits, where c is an integer greater than zero, and a second encoder may be configured to receive the first bit streams and shuffle data of the received first bit streams to generate second bit streams. The data shuffling of the first bit streams may adjust an error distribution of the second bit streams. An encoding method may include encoding an input bit stream to generate first bit streams of C-bits, and receiving the first bit streams and shuffling data of the received first bit streams to generate second bit streams. An error distribution of the second bit streams may be adjusted based on the data shuffling.Type: GrantFiled: April 29, 2008Date of Patent: May 1, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Heeseok Eun, Jae Hong Kim, Sung Chung Park
-
Patent number: 8122329Abstract: Various read level control apparatuses and methods are provided. In various embodiments, the read level control apparatuses may include an error control code (ECC) decoding unit for ECC decoding data read from a storage unit, and a monitoring unit for monitoring a bit error rate (BER) based on the ECC decoded data and the read data. The apparatus may additionally include an error determination unit for determining an error rate of the read data based on the monitored BER, and a level control unit for controlling a read level of the storage unit based on the error rate.Type: GrantFiled: January 5, 2011Date of Patent: February 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Jin Kong, Sung Chung Park, Dongku Kang, Dong Hyuk Chae, Seung Jae Lee, Nam Phil Jo, Seung-Hwan Song
-
Patent number: 8112693Abstract: An Error Control Code (ECC) apparatus applied to a memory of a Multi-Level Cell (MLC) method may include: a bypass control signal generator generating a bypass control signal; and an ECC performing unit that may include at least two ECC decoding blocks, determining whether to bypass a portion of the at least two ECC decoding blocks based on the bypass control signal, and/or performing an ECC decoding. In addition or in the alternative, the ECC performing unit may include at least two ECC encoding blocks, determining whether to bypass a portion of the at least two ECC encoding blocks based on the bypass control signal, and/or performing an ECC encoding. An ECC method applied to a memory of a MLC method and a computer-readable recording medium storing a program for implementing an EEC method applied to a memory of a MLC method are also disclose.Type: GrantFiled: October 3, 2007Date of Patent: February 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Jin Kong, Seung-Hwan Song, Dong Hyuk Chae, Kyoung Lae Cho, Seung Jae Lee, Nam Phil Jo, Sung Chung Park, Dong Ku Kang
-
Patent number: 8036326Abstract: Apparatuses and methods for cancelling interferences between signals are provided. The apparatuses includes: a receiving unit that receives an orthogonal coded signal from a transmitter and generates a received vector; a channel estimation unit that estimates a state of a wireless channel from the transmitter to the apparatus where the cancelling of the interference between signals is performed and generates a channel state matrix; a Q-R decomposition unit that performs Q-R decomposition with respect to the generated channel state matrix and generates a Q matrix and an R matrix, and generates a decision statistic vector based on the generated Q matrix and the received vector; and a signal determination unit that determines a received signal with interference from the orthogonal coded signal being decreased based on the generated decision statistics vector.Type: GrantFiled: June 3, 2008Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Donghun Yu, Jun Jin Kong, Sung Chung Park
-
Patent number: 8028215Abstract: An Error Control Code (ECC) apparatus may include a control signal generator that generates an ECC control signal based on channel information. The ECC apparatus also may include: a plurality of ECC encoding controllers that output data respectively inputted via storage elements corresponding to the ECC control signal; and/or an encoding unit that encodes, using a plurality of data outputted from the plurality of ECC encoding controllers, encoding input data into a number of subdata corresponding to the ECC control signal. In addition or in the alternative, the ECC apparatus may include: a plurality of ECC decoding controllers that output data respectively inputted via the storage elements corresponding to the ECC control signal; and/or a decoding unit that decodes, using a plurality of data outputted from the plurality of ECC decoding controllers, a number of decoding input data corresponding to the ECC control signal into one piece of output data.Type: GrantFiled: October 3, 2007Date of Patent: September 27, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Jin Kong, Seung-Hwan Song, Young Hwan Lee, Dong Hyuk Chae, Kyong Lae Cho, Nam Phil Jo, Sung Chung Park, Dong Ku Kang
-
Patent number: 8020081Abstract: A multi-level cell (MLC) memory device may include: a MLC memory cell; an outer encoder that encodes data using a first encoding scheme to generate an outer encoded bit stream; and a trellis coded modulation (TCM) modulator that applies a program pulse to the MLC memory cell to write the data in the MLC memory cell. The program pulse may be generated by TCM modulating the outer encoded bit stream. A method of storing data in a MLC memory device, reading data from the MLC memory device, or storing data in and reading data from the MLC memory device may include: encoding data using a first encoding scheme to generate an outer encoded bit stream; and applying a program pulse to a MLC memory cell of the MLC memory device to write the data in the MLC memory cell. The program pulse may be generated by TCM modulating the outer encoded bit stream.Type: GrantFiled: May 22, 2007Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Jin Kong, Sung Chung Park, Yun Tae Lee, Young Hwan Lee, Si Hoon Hong, Jae Woong Hyun, Dong Ku Kang
-
Publication number: 20110213930Abstract: A Multi-Level Cell (MLC) memory device and method thereof are provided. The example MLC memory device may be configured to perform data operations, and may include an MLC memory cell, a first coding device performing a first coding function, the first coding function being one of an encoding function and a decoding function, a second coding device performing a second coding function, the second coding function being one of an encoding function and a decoding function and a signal module configured to perform at least one of instructing the MLC memory cell to store data output by the second coding device if the first and second coding functions are encoding functions, and generating a demapped bit stream based on data retrieved from the MLC memory cell if the first and second coding functions are decoding functions.Type: ApplicationFiled: May 9, 2011Publication date: September 1, 2011Inventors: Sung Chung Park, Jun Jin Kong, Young Hwan Lee, Dong Ku Kang
-
Patent number: 8004886Abstract: Multi-bit programming apparatuses and/or methods are provided. A multi-bit programming apparatus may comprise: a multi-bit cell array that includes a first multi-bit cell and a second multi-bit cell; a programming unit for programming first data in the first multi-bit cell, and programming second data in the second multi-bit cell; and a verification unit for verifying whether the first data is programmed in the first multi-bit cell using a first verification voltage, and verifying whether the second data is programmed in the second multi-bit cell using a second verification voltage. The multi-bit programming apparatus may generate better threshold voltage distributions in a multi-bit cell memory.Type: GrantFiled: February 29, 2008Date of Patent: August 23, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Hwan Song, Kyoung Lae Cho, Heeseok Eun, Dong Hyuk Chae, Jun Jin Kong, Sung Chung Park
-
Patent number: 7983082Abstract: A multi-bit programming apparatus may include a first control unit that may generates 2N threshold voltage states based on a target bit error rate (BER) of each of the page programming operations, a second control unit that may assign any one of the threshold voltage states to the N-bit data, and a programming unit that may program the assigned threshold voltage state in each of the at least one multi-bit cell to program the N-bit data.Type: GrantFiled: April 16, 2008Date of Patent: July 19, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Chung Park, Heeseok Eun, Seung-Hwan Song, Jun Jin Kong, Dong Hyuk Chae
-
Publication number: 20110145663Abstract: Various read level control apparatuses and methods are provided. In various embodiments, the read level control apparatuses may include an error control code (ECC) decoding unit for ECC decoding data read from a storage unit, and a monitoring unit for monitoring a bit error rate (BER) based on the ECC decoded data and the read data. The apparatus may additionally include an error determination unit for determining an error rate of the read data based on the monitored BER, and a level control unit for controlling a read level of the storage unit based on the error rate.Type: ApplicationFiled: January 5, 2011Publication date: June 16, 2011Inventors: Jun Jin Kong, Sung Chung Park, Dongku Kang, Dong Hyuk Chae, Seung Jae Lee, Nam Phil Jo, Seung-Hwan Song
-
Patent number: 7962831Abstract: A Multi-Level Cell (MLC) memory device and method thereof are provided. The example MLC memory device may be configured to perform data operations, and may include an MLC memory cell, a first coding device performing a first coding function, the first coding function being one of an encoding function and a decoding function, a second coding device performing a second coding function, the second coding function being one of an encoding function and a decoding function and a signal module configured to perform at least one of instructing the MLC memory cell to store data output by the second coding device if the first and second coding functions are encoding functions, and generating a demapped bit stream based on data retrieved from the MLC memory cell if the first and second coding functions are decoding functions.Type: GrantFiled: June 7, 2007Date of Patent: June 14, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Chung Park, Jun Jin Kong, Young Hwan Lee, Dong Ku Kang
-
Patent number: 7957475Abstract: A DCM demapper and a DCM demapping method are provided. The DCM demapper includes: a basic signal generation unit generating a plurality of basic signals using a signal and channel information of two subcarriers; a soft decision generation unit generating a plurality of soft decisions using the plurality of basic signals; and a soft decision selection unit selecting a soft decision corresponding to each bit of the two subcarriers among the generated soft decisions.Type: GrantFiled: February 12, 2007Date of Patent: June 7, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Chung Park, Yun Young Kim, Jun Jin Kong, Jae Ho Roh
-
Patent number: 7911842Abstract: Provided are a memory cell programming method and a semiconductor device which may be capable of simultaneously writing a bit of data and then another bit of the data to a plurality of memory blocks. The memory programming method, in which M bits of data are written to a plurality of memory blocks, may include a data division operation and a data writing operation where M may be a natural number. In the data division operation, the plurality of memory blocks may be divided into a plurality of memory block groups. In the data writing operation, an ith bit of the data may be simultaneously written to two or more memory block groups from among the plurality memory block groups, and then an i+1th bit of the data may be simultaneously written to the two or more memory block groups from among the plurality memory block groups, where i is a natural number less than M.Type: GrantFiled: April 17, 2008Date of Patent: March 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ju-hee Park, Jae-woong Hyun, Yoon-dong Park, Kyoung-lae Cho, Sung-jae Byun, Seung-hwan Song, Jun-jin Kong, Sung-chung Park