Patents by Inventor Sung-Yun LEE
Sung-Yun LEE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240168846Abstract: A method for preparing error recovery of a memory device included in a memory system includes performing a training operation of the memory device upon power-on of the memory system, booting an operating system into a normal mode by operating the memory device using a selected operation frequency of a plurality of operation frequencies based on results of the training operation, detecting an error frequency among the plurality of operation frequencies in response to a change of the selected operation frequency of the memory device by the operating system, the error frequency being an operation frequency which causes at least one error in the memory device, and storing information regarding the detected error frequency in a first register included in a memory controller associated with the memory device.Type: ApplicationFiled: June 5, 2023Publication date: May 23, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Jinhun JEONG, Sung-Joon Kim, Ilho Kim, Kyungjin Park, Changho Yun, Ho-Young Lee, Jongwon Jeong, Insu Choi, Kyung-Hee Han, Yunmi Hwang
-
Publication number: 20240150191Abstract: In a method for recovering lithium hydroxide from a lithium secondary battery, cathode powder is prepared from a cathode of the lithium secondary battery. A cathode active material mixture is prepared by mixing the cathode powder with a calcium compound. The cathode active material mixture is reduced to form a preliminary precursor mixture. A lithium precursor is recovered from the preliminary precursor mixture. Therefore, a lithium precursor can be obtained with high purity without a complicated leaching process or an additional process, which result from a wet-based acid solution process.Type: ApplicationFiled: March 3, 2022Publication date: May 9, 2024Inventors: Young Bin SEO, Ji Yun PARK, Sung Real SON, Sang Ick LEE, Suk Joon HONG, Ji Min KIM
-
Patent number: 11972974Abstract: An IC structure includes a transistor, a source/drain contact, a metal oxide layer, a non-metal oxide layer, a barrier structure, and a via. The transistor includes a gate structure and source/drain regions on opposite sides of the gate structure. The source/drain contact is over one of the source/drain regions. The metal oxide layer is over the source/drain contact. The non-metal oxide layer is over the metal oxide layer. The barrier structure is over the source/drain contact. The barrier structure forms a first interface with the metal oxide layer and a second interface with the non-metal oxide layer, and the second interface is laterally offset from the first interface. The via extends through the non-metal oxide layer to the barrier structure.Type: GrantFiled: January 13, 2022Date of Patent: April 30, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Sung-Li Wang, Shuen-Shin Liang, Yu-Yun Peng, Fang-Wei Lee, Chia-Hung Chu, Mrunal Abhijith Khaderbad, Keng-Chu Lin
-
Patent number: 11969397Abstract: The present invention relates to a composition for preventing or treating transplantation rejection or a transplantation rejection disease, comprising a novel compound and a calcineurin inhibitor. A co-administration of the present invention 1) reduces the activity of pathogenic Th1 cells or Th17 cells, 2) increases the activity of Treg cells, 3) has an inhibitory effect against side effects, such as tissue damage, occurring in the sole administration thereof, 4) inhibits various pathogenic pathways, 5) inhibits the cell death of inflammatory cells, and 6) increases the activity of mitochondria, in an in vivo or in vitro allogenic model, a transplantation rejection disease model, a skin transplantation model, and a liver-transplanted patient, and thus inhibits transplantation rejection along with mitigating side effects possibly occurring in the administration of a conventional immunosuppressant alone.Type: GrantFiled: November 7, 2019Date of Patent: April 30, 2024Assignee: THE CATHOLIC UNIVERSITY OF KOREA INDUSTRY-ACADEMIC COOPERATION FOUNDATIONInventors: Mi-La Cho, Dong-Yun Shin, Jong-Young Choi, Chul-Woo Yang, Sung-Hwan Park, Seon-Yeong Lee, Min-Jung Park, Joo-Yeon Jhun, Se-Young Kim, Hyeon-Beom Seo, Jae-Yoon Ryu, Keun-Hyung Cho
-
Publication number: 20240138255Abstract: Provided is a compound of Chemical Formula 1 or 2: wherein: R1 to R4 are each independently hydrogen or deuterium; n1 to n4 are an integer of 1 to 4; L1 and L2 are each independently a direct bond or a substituted or unsubstituted C6-60 arylene; and Ar1 and Ar2 are each independently a substituent of Chemical Formula 3: wherein X1 to X5 are each independently N or C(R5), wherein at least two of X1 to X5 are N; and each R5 is independently hydrogen, deuterium, a substituted or unsubstituted C1-20 alkyl, a substituted or unsubstituted C6-60 aryl, or a substituted or unsubstituted C2-60 heteroaryl containing at least one of N, O and S, or two adjacent R5s combine to form a benzene ring; and an organic light emitting device including the same. The device exhibits significantly superior efficiency and lifespan.Type: ApplicationFiled: February 28, 2022Publication date: April 25, 2024Inventors: Dong Uk HEO, Heekyung YUN, Miyeon HAN, Jae Tak LEE, Jung Min YOON, Hoyoon PARK, Sung Kil HONG
-
Publication number: 20240105604Abstract: A three-dimensional (3D) semiconductor device includes a stack structure including first and second stacks stacked on a substrate. Each of the first and second stacks includes a first electrode and a second electrode on the first electrode. A sidewall of the second electrode of the first stack is horizontally spaced apart from a sidewall of the second electrode of the second stack by a first distance. A sidewall of the first electrode is horizontally spaced apart from the sidewall of the second electrode by a second distance in each of the first and second stacks. The second distance is smaller than a half of the first distance.Type: ApplicationFiled: December 1, 2023Publication date: March 28, 2024Inventors: Sung-Hun Lee, Seokjung Yun, Chang-Sup Lee, Seong Soon Cho, Jeehoon Han
-
Patent number: 11910614Abstract: A three-dimensional semiconductor device and a method of forming the same are provided. The three-dimensional semiconductor device comprises a substrate including first and second areas; first and second main separation patterns, disposed on the substrate and intersecting the first and second areas; gate electrodes disposed between the first and second main separation patterns and forming a stacked gate group, the gate electrodes sequentially stacked on the first area and extending in a direction from the first area to the second area; and at least one secondary separation pattern disposed on the second area, disposed between the first and second main separation patterns, and penetrating through the gate electrodes disposed on the second area. The gate electrodes include pad portions on the second area, and the pad portions are thicker than the gate electrodes disposed on the first area and in contact with the at least one secondary separation pattern.Type: GrantFiled: April 1, 2022Date of Patent: February 20, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang Sup Lee, Phil Ouk Nam, Sung Yun Lee, Chang Seok Kang
-
Publication number: 20220410240Abstract: According to the present disclosure, a hot stamping forming method for forming components having various strength according to parts through cooling control for each position includes: setting a required strength for each product part for a sheet supplied into a multi-point forming mold device to which a plurality of forming modules are coupled; adjusting an arrangement of the plurality of forming modules according to the set required strength; and performing cooling control for each part by controlling an amount of cooling air or mist sprayed to the sheet by the air jet nozzle in order to achieve a required cooling speed for each strength part of the supplied sheet, wherein components having various shapes are formable with respect to the supplied sheet in a single mold.Type: ApplicationFiled: May 12, 2020Publication date: December 29, 2022Inventors: Sang Kon LEE, In Kyu LEE, Sung Yun LEE, Myeong Sik JEONG, Sun Kwang HWANG, Dong Yong PARK
-
Patent number: 11411024Abstract: A vertical type semiconductor device includes insulation patterns on a substrate and spaced apart from each other in a first direction perpendicular to a top surface of the substrate, a channel structure on the substrate and penetrating through the insulation patterns, a first conductive pattern partially filling a gap between the insulation patterns adjacent to each other in the first direction and the channel structure and having a slit in a surface thereof, the slit extending in a direction parallel with the top surface of the substrate, and a second conductive pattern on the first conductive pattern in the gap and filling the slit.Type: GrantFiled: August 17, 2020Date of Patent: August 9, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Yun Lee, Jae-Hoon Jang, Jae-Duk Lee, Joon-Hee Lee, Young-Jin Jung
-
Publication number: 20220223616Abstract: A three-dimensional semiconductor device and a method of forming the same are provided. The three-dimensional semiconductor device comprises a substrate including first and second areas; first and second main separation patterns, disposed on the substrate and intersecting the first and second areas; gate electrodes disposed between the first and second main separation patterns and forming a stacked gate group, the gate electrodes sequentially stacked on the first area and extending in a direction from the first area to the second area; and at least one secondary separation pattern disposed on the second area, disposed between the first and second main separation patterns, and penetrating through the gate electrodes disposed on the second area. The gate electrodes include pad portions on the second area, and the pad portions are thicker than the gate electrodes disposed on the first area and in contact with the at least one secondary separation pattern.Type: ApplicationFiled: April 1, 2022Publication date: July 14, 2022Inventors: Chang Sup LEE, Phil Ouk NAM, Sung Yun LEE, Chang Seok KANG
-
Patent number: 11296104Abstract: A three-dimensional semiconductor device and a method of forming the same are provided. The three-dimensional semiconductor device comprises a substrate including first and second areas; first and second main separation patterns, disposed on the substrate and intersecting the first and second areas; gate electrodes disposed between the first and second main separation patterns and forming a stacked gate group, the gate electrodes sequentially stacked on the first area and extending in a direction from the first area to the second area; and at least one secondary separation pattern disposed on the second area, disposed between the first and second main separation patterns, and penetrating through the gate electrodes disposed on the second area. The gate electrodes include pad portions on the second area, and the pad portions are thicker than the gate electrodes disposed on the first area and in contact with the at least one secondary separation pattern.Type: GrantFiled: April 10, 2020Date of Patent: April 5, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang Sup Lee, Phil Ouk Nam, Sung Yun Lee, Chang Seok Kang
-
Patent number: 11036904Abstract: Provided is a ternary logic synthesis method at least temporarily performed by a computer, the ternary logic synthesis method including generating a switching table with respect to pull-up and pull-down circuits using a truth table corresponding to a ternary function, converting the switching table into a sum of products (SOP) using a Quine-McCluskey algorithm, minimizing the SOP, and mapping a transistor corresponding to the SOP.Type: GrantFiled: December 13, 2019Date of Patent: June 15, 2021Assignee: POSTECH RESEARCH AND BUSINESS DEVELOPMENT FOUNDATIONInventors: Seokhyeong Kang, Sunmean Kim, Sung-Yun Lee
-
Patent number: 11020705Abstract: Provided are a porous outflow pipe and an osmosis module comprising same. A porous outflow pipe for forward osmosis or pressure-retarded osmosis, according to one embodiment of the present invention, comprises: a hollow pipe provided with a plurality of first through-holes and second through-holes in the lengthwise direction through which a fluid flows in and out; a bypass pipe arranged concentrically inside the hollow pipe in the lengthwise direction; and a partitioning plate formed along the circumference of the bypass pipe, for preventing mixing of a fluid introduced through the front end side of the hollow pipe and a fluid introduced through the second through-holes.Type: GrantFiled: December 15, 2014Date of Patent: June 1, 2021Assignee: TORAY ADVANCED MATERIALS KOREA INC.Inventors: Sung Yun Lee, Yeon Ju Sim, Jong Hwa Lee
-
Publication number: 20200381453Abstract: A vertical type semiconductor device includes insulation patterns on a substrate and spaced apart from each other in a first direction perpendicular to a top surface of the substrate, a channel structure on the substrate and penetrating through the insulation patterns, a first conductive pattern partially filling a gap between the insulation patterns adjacent to each other in the first direction and the channel structure and having a slit in a surface thereof, the slit extending in a direction parallel with the top surface of the substrate, and a second conductive pattern on the first conductive pattern in the gap and filling the slit.Type: ApplicationFiled: August 17, 2020Publication date: December 3, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-Yun LEE, Jae-Hoon JANG, Jae-Duk LEE, Joon-Hee LEE, Young-Jin JUNG
-
Patent number: 10854623Abstract: A memory device including a substrate, a plurality of channel columns, a gate stack, an interlayer insulating layer, a plurality of first trenches, and at least one second trench. The substrate includes a cell array region and a connection region. The channel columns cross an upper surface of the substrate in the cell array region. The gate stack includes a plurality of gate electrode layers surrounding the channel columns in the cell array region. The gate electrode layers extend to different lengths in the connection region to form a stepped structure. The interlayer insulating layer is on the gate stack. The first trenches divide the gate stack and the interlayer insulating layer into a plurality of regions. The at least one second trench is inside of the interlayer insulating layer in the connection region and between the first trenches.Type: GrantFiled: July 12, 2019Date of Patent: December 1, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jang Hyun You, Jin Taek Park, Taek Soo Shin, Sung Yun Lee
-
Patent number: 10770473Abstract: A vertical type semiconductor device includes insulation patterns on a substrate and spaced apart from each other in a first direction perpendicular to a top surface of the substrate, a channel structure on the substrate and penetrating through the insulation patterns, a first conductive pattern partially filling a gap between the insulation patterns adjacent to each other in the first direction and the channel structure and having a slit in a surface thereof, the slit extending in a direction parallel with the top surface of the substrate, and a second conductive pattern on the first conductive pattern in the gap and filling the slit.Type: GrantFiled: September 5, 2018Date of Patent: September 8, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Yun Lee, Jae-Hoon Jang, Jae-Duk Lee, Joon-Hee Lee, Young-Jin Jung
-
Publication number: 20200243554Abstract: A three-dimensional semiconductor device and a method of forming the same are provided. The three-dimensional semiconductor device comprises a substrate including first and second areas; first and second main separation patterns, disposed on the substrate and intersecting the first and second areas; gate electrodes disposed between the first and second main separation patterns and forming a stacked gate group, the gate electrodes sequentially stacked on the first area and extending in a direction from the first area to the second area; and at least one secondary separation pattern disposed on the second area, disposed between the first and second main separation patterns, and penetrating through the gate electrodes disposed on the second area. The gate electrodes include pad portions on the second area, and the pad portions are thicker than the gate electrodes disposed on the first area and in contact with the at least one secondary separation pattern.Type: ApplicationFiled: April 10, 2020Publication date: July 30, 2020Inventors: Chang Sup LEE, Phil Ouk NAM, Sung Yun LEE, Chang Seok KANG
-
Publication number: 20200235003Abstract: A semiconductor device includes a comprise a substrate including a main zone and an extension zone, vertical channels on the main zone, and an electrode structure including gate electrodes stacked on the substrate. The vertical channel structures extend in a first direction perpendicular to a top surface of the substrate. The gate electrodes include line regions and contact regions. The line regions extend from the main zone toward the extension zone along a second direction the second direction that is perpendicular to the first direction. The contact regions are on ends of the line regions and are thicker than the line regions. A spacing distance in the second direction between the contact regions is greater than a spacing distance in the first direction between the line regions.Type: ApplicationFiled: April 2, 2020Publication date: July 23, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Chung-II HYUN, Semee JANG, Sung Yun LEE
-
Publication number: 20200210637Abstract: Provided is a ternary logic synthesis method at least temporarily performed by a computer, the ternary logic synthesis method including generating a switching table with respect to pull-up and pull-down circuits using a truth table corresponding to a ternary function, converting the switching table into a sum of products (SOP) using a Quine-McCluskey algorithm, minimizing the SOP, and mapping a transistor corresponding to the SOP.Type: ApplicationFiled: December 13, 2019Publication date: July 2, 2020Inventors: Seokhyeong KANG, Sunmean KIM, Sung-Yun LEE
-
Patent number: 10658230Abstract: A semiconductor device includes a comprise a substrate including a main zone and an extension zone, vertical channels on the main zone, and an electrode structure including gate electrodes stacked on the substrate. The vertical channel structures extend in a first direction perpendicular to a top surface of the substrate. The gate electrodes include line regions and contact regions. The line regions extend from the main zone toward the extension zone along a second direction the second direction that is perpendicular to the first direction. The contact regions are on ends of the line regions and are thicker than the line regions. A spacing distance in the second direction between the contact regions is greater than a spacing distance in the first direction between the line regions.Type: GrantFiled: May 13, 2019Date of Patent: May 19, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Chung-Il Hyun, Semee Jang, Sung Yun Lee