Patents by Inventor Suresh M. Menon
Suresh M. Menon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7781228Abstract: A system and method are provided to detect target analytes based on magnetic resonance measurements. Magnetic structures produce distinct magnetic field regions having a size comparable to the analyte. When the analyte is bound in those regions, magnetic resonance signals from the sample are changed, leading to detection of the analyte.Type: GrantFiled: January 20, 2006Date of Patent: August 24, 2010Assignee: Menon & Associates, Inc.Inventors: Suresh M. Menon, David E. Newman, Terry J. Henderson, J. Manuel Perez
-
Patent number: 7759973Abstract: A clock distribution network having: a backbone clock signal line configured to provide a differential clock signal; multiple branches coupled to the backbone clock signal line for distributing the differential clock signal to multiple programmable function elements; a first leaf node coupled to a first branch, where the first leaf node is configured to provide the differential clock signal to a first programmable function element; and a second leaf node coupled to a second branch, where the second leaf node is configured to provide a single ended clock signal derived from the differential clock signal to a second programmable function element.Type: GrantFiled: July 16, 2008Date of Patent: July 20, 2010Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Publication number: 20100093047Abstract: A system and method are provided which utilize microbes to convert biomass feedstock into a fuel. In one aspect, a method of producing lipids includes receiving a feedstock including biomass, exposing the feedstock to microbes which are capable of converting the feedstock into lipids, and extracting produced lipids.Type: ApplicationFiled: October 5, 2009Publication date: April 15, 2010Applicant: MENON & ASSOCIATES, INC.Inventors: David E. Newman, Jagadish Chandra Sircar, Kashinatham Alisala, Kay A. Yang, Samantha Orchard, Sara Guidi, Suresh M. Menon
-
Patent number: 7617472Abstract: Signal distribution of a regional signal is described. An integrated circuit includes a global signal distribution network, a regional signal distribution network and a regional buffer. The regional buffer has an output coupled at an end of the regional signal distribution network. The regional signal distribution network is coupled to a configurable logic block via an interconnect tile. The regional buffer is coupled to a regional clock capable input/output block. Additionally described is a source synchronous interface for regional signal distribution.Type: GrantFiled: February 4, 2008Date of Patent: November 10, 2009Assignee: Xilinx, Inc.Inventors: Jason R. Bergendahl, Ping-Chen Liu, Paul T. Sasaki, Suresh M. Menon, Atul V. Ghia, Steven P. Young, Trevor J. Bauer
-
Patent number: 7551646Abstract: A data alignment and deskewing module includes a delay calibration unit, a data alignment and deskew unit, and a delay unit. The delay calibration unit is operably coupled to generate a reference signal based on a reference clock and a mirrored delay line output signal. The data alignment and deskew unit is operably coupled to determine a delay selection signal based on a delayed and deskewed representation of an input data stream and propagation delay of a line on which the input data stream is received. The delay unit is operably coupled to produce the delayed and deskewed representation of the input data stream based on the reference signal and the delay selection signal.Type: GrantFiled: September 10, 2004Date of Patent: June 23, 2009Assignee: XILINX, Inc.Inventors: Qi Zhang, Jason R. Bergendahl, Atul V. Ghia, Suresh M. Menon
-
Patent number: 7518401Abstract: A clock distribution network having: a main trunk configured to provide a differential clock signal; a plurality of branches coupled to the main trunk for distributing the differential clock signal to a plurality of circuit elements on the integrated circuit; and a plurality of switches coupling the main trunk to the plurality of branches.Type: GrantFiled: August 29, 2006Date of Patent: April 14, 2009Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7414430Abstract: A clock distribution network having: a backbone clock signal line configured to provide a differential clock signal; multiple branches coupled to the backbone clock signal line for distributing the differential clock signal to multiple programmable function elements; a first leaf node coupled to a first branch, where the first leaf node is configured to provide the differential clock signal to a first programmable function element; and a second leaf node coupled to a second branch, where the second leaf node is configured to provide a single ended clock signal derived from the differential clock signal to a second programmable function element.Type: GrantFiled: August 29, 2006Date of Patent: August 19, 2008Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7372299Abstract: A clock distribution network having: a main trunk configured to provide a differential clock signal; a plurality of branches coupled to the main trunk for distributing the differential clock signal to a plurality of circuit elements on the integrated circuit; and a plurality of switches coupling the main trunk to the plurality of branches.Type: GrantFiled: August 29, 2006Date of Patent: May 13, 2008Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7353487Abstract: Signal distribution of a regional signal is described. A programmable logic device includes a global signal distribution network, a regional signal distribution network and a regional buffer. The regional buffer has an output coupled at an end of the regional signal distribution network. The regional signal distribution network is coupled to a configurable logic block via an interconnect tile. The regional buffer is coupled to a regional clock capable input/output block. Additionally described is a source synchronous interface for regional signal distribution.Type: GrantFiled: November 5, 2004Date of Patent: April 1, 2008Assignee: Xilinx, Inc.Inventors: Jason R. Bergendahl, Ping-Chen Liu, Paul T. Sasaki, Suresh M. Menon, Atul V. Ghia, Steven P. Young, Trevor J. Bauer
-
Patent number: 7317773Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: GrantFiled: July 9, 2004Date of Patent: January 8, 2008Assignee: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Publication number: 20070166730Abstract: A system and method are provided to detect target analytes based on magnetic resonance measurements. Magnetic structures produce distinct magnetic field regions having a size comparable to the analyte. When the analyte is bound in those regions, magnetic resonance signals from the sample are changed, leading to detection of the analyte.Type: ApplicationFiled: October 12, 2006Publication date: July 19, 2007Inventors: Suresh M. Menon, David E. Newman, Steven C. Chan
-
Patent number: 7187709Abstract: One or more configurable transceivers can be fabricated on an integrated circuit. The transceivers contain various components having options that can be configured by turning configuration memory cells on or off. The integrated circuit may also contain programmable fabric. Other components in the transceivers can have options that are controlled by the programmable fabric. The integrated circuit may also contain one or more processor cores. The processor core and the transceivers can be connected by a plurality of signal paths that pass through the programmable fabric.Type: GrantFiled: March 1, 2002Date of Patent: March 6, 2007Assignee: Xilinx, Inc.Inventors: Suresh M. Menon, Atul V. Ghia, Warren E. Cory, Paul T. Sasaki, Philip M. Freidin, Santiago G. Asuncion, Philip D. Costello, Vasisht M. Vadi, Adebabay M. Bekele, Hare K. Verma
-
Patent number: 7129765Abstract: A clock distribution network having: a main trunk configured to provide a differential clock signal; a plurality of branches coupled to the main trunk for distributing the differential clock signal to a plurality of circuit elements on the integrated circuit; and a plurality of switches coupling the main trunk to the plurality of branches.Type: GrantFiled: April 30, 2004Date of Patent: October 31, 2006Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7126406Abstract: A clock distribution network having: a backbone clock signal line configured to provide a differential clock signal; multiple branches coupled to the backbone clock signal line for distributing the differential clock signal to multiple programmable function elements; a first leaf node coupled to a first branch, where the first leaf node is configured to provide the differential clock signal to a first programmable function element; and a second leaf node coupled to a second branch, where the second leaf node is configured to provide a single ended clock signal derived from the differential clock signal to a second programmable function element.Type: GrantFiled: April 30, 2004Date of Patent: October 24, 2006Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7111220Abstract: Disclosed are methods and structures for preparing data for transmission over a network. In an embodiment consistent with the OSI network model, transmit and receive CRC generators are moved from the link layer to the physical layer, which frees up valuable programmable logic resources when a programmable logic device is employed to perform the functions of the link layer. The CRC generators of the physical layer comply with a plurality of network communication standards.Type: GrantFiled: March 1, 2002Date of Patent: September 19, 2006Assignee: Xilinx, Inc.Inventors: Paul T. Sasaki, Suresh M. Menon, Atul V. Ghia, Warren E. Cory, Hare K. Verma, Philip M. Freidin
-
Patent number: 6960933Abstract: A transmit variable-width interface can be programmed to convert an electronic digital data path that is either 1N, 2N, 4N, or 8N bits wide into a data path that is 2N bits wide, either by serializing bits (4N- or 8N-bit cases), re-clocking bits (2N-bit case), or grouping bits (1N-bit case). A receive variable-width interface can be programmed to convert a data path 2N bits wide into a data path that is 1N, 2N, 4N, or 8N bits wide. The widths of the two variable-width data paths are controlled independently. The variable-width interfaces are coupled between a multi-gigabit transceiver and core logic of a programmable logic device. The incoming and outgoing data paths of the variable-width interfaces have separate clocks signals that are synchronized such that small amounts of skew in these clock signals do not disrupt the operation of the variable-width interfaces.Type: GrantFiled: July 11, 2003Date of Patent: November 1, 2005Assignee: Xilinx, Inc.Inventors: Warren E. Cory, Hare K. Verma, Atul V. Ghia, Paul T. Sasaki, Suresh M. Menon
-
Publication number: 20040239365Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: ApplicationFiled: July 9, 2004Publication date: December 2, 2004Applicant: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6810458Abstract: A hot swap protection circuit (40) for an integrated circuit being plugged into a powered-up system includes a first circuit (10) for detecting a hot swap condition, a second circuit (20) coupled to the first circuit for preventing a pn junction diode (52) in a pull-up transistor (32) from going into a forward bias condition, and a third circuit (30) coupled to the first and second circuits for preventing the pull-up transistor from turning on during the hot swap condition.Type: GrantFiled: March 1, 2002Date of Patent: October 26, 2004Assignee: Xilinx, Inc.Inventors: Hassan K. Bazargan, Jian Tan, Atul V. Ghia, Suresh M. Menon
-
Patent number: 6777980Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: GrantFiled: January 15, 2003Date of Patent: August 17, 2004Assignee: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6617877Abstract: A transmit variable-width interface can be programmed to convert an electronic digital data path that is either 1N, 2N, 4N, or 8N bits wide into a data path that is 2N bits wide, either by serializing bits (4N- or 8N-bit cases), re-clocking bits (2N-bit case), or grouping bits (1N-bit case). A receive variable-width interface can be programmed to convert a data path 2N bits wide into a data path that is 1N, 2N, 4N, or 8N bits wide. The widths of the two variable-width data paths are controlled independently. The variable-width interfaces are coupled between a multi-gigabit transceiver and core logic of a programmable logic device. The incoming and outgoing data paths of the variable-width interfaces have separate clocks signals that are synchronized such that small amounts of skew in these clock signals do not disrupt the operation of the variable-width interfaces.Type: GrantFiled: March 1, 2002Date of Patent: September 9, 2003Assignee: Xilinx, Inc.Inventors: Warren E. Cory, Hare K. Verma, Atul V. Ghia, Paul T. Sasaki, Suresh M. Menon