Patents by Inventor Suresh M. Menon
Suresh M. Menon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20030112032Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: ApplicationFiled: January 15, 2003Publication date: June 19, 2003Applicant: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6525565Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: GrantFiled: January 12, 2001Date of Patent: February 25, 2003Assignee: Xilinx, Inc.Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6501677Abstract: A configuration memory architecture for an FPGA eliminates the need for a regular array of word lines and bit lines. The memory includes memory bytes, each of which has eight SRAM latches, a single flip-flop and a one-of-eight decoder having data input coupled to the inverting output of the flip-flop and eight individual data outputs, each of which is coupled to a data input of one of the SRAM latches. The flip-flops of all memory bytes for a logic block are coupled together in a serpentine shift register. Loading of configuration data involves shutting down all paths through the decoder, shifting all configuration bits for the “0” position SRAM latch of each memory byte into the shift register, and setting the address bits to the decoder so as to create a conductive path on each memory byte from the output of the flip-flop to the data input of the 0 latch. The process is then repeated for the seven other SRAM latch positions.Type: GrantFiled: April 3, 2001Date of Patent: December 31, 2002Assignee: Xilinx, Inc.Inventors: Prasad Rau, Atul V. Ghia, Suresh M Menon
-
Patent number: 6489837Abstract: A system for controlling the impedances of circuits on an integrated circuit chip is provided. At least one circuit is selected to operate as a p-channel reference circuit, and at least one circuit is selected to operate as an n-channel reference circuit. Other circuits are selected to operate as circuits and/or line termination circuits. A digitally controlled impedance (DCI) circuit controls the p-channel reference circuit to determine a desired configuration of p-channel transistors for use in the circuits. The DCI circuit further controls the n-channel reference circuit to determine a desired configuration of n-channel transistors for use in the circuits. The DCI circuit takes into account such factors as resistances of p-channel transistors in the p-channel reference circuit, resistances of n-channel transistors in the n-channel reference circuit, as well as temperature, voltage and process variations.Type: GrantFiled: November 30, 2001Date of Patent: December 3, 2002Assignee: Xilinx, Inc.Inventors: David P. Schultz, Suresh M. Menon, Eunice Y. D. Hao, Jason R. Bergendahl, Jian Tan
-
Publication number: 20020175704Abstract: Method and apparatus for doubling the throughput rate of data transmission on a logic path comprising providing two latches that alternately receive successive bits of the data stream to be transmitted and a multiplexer having data transmission paths that are alternately clocked by two separate clocks, which clocks are substantially 180 degrees out of phase.Type: ApplicationFiled: January 12, 2001Publication date: November 28, 2002Inventors: Steven P. Young, Suresh M. Menon, Ketan Sodha, Richard A. Carberry, Joseph H. Hassoun
-
Patent number: 6445245Abstract: A system for controlling the impedances of circuits on an integrated circuit chip is provided. At least one circuit is selected to operate as a p-channel reference circuit, and at least one circuit is selected to operate as an n-channel reference circuit. Other circuits are selected to operate as circuits and/or line termination circuits. A digitally controlled impedance (DCI) circuit controls the p-channel reference circuit to determine a desired configuration of p-channel transistors for use in the circuits. The DCI circuit further controls the n-channel reference circuit to determine a desired configuration of n-channel transistors for use in the circuits. The DCI circuit takes into account such factors as resistances of p-channel transistors in the p-channel reference circuit, resistances of n-channel transistors in the n-channel reference circuit, as well as temperature, voltage and process variations.Type: GrantFiled: October 6, 2000Date of Patent: September 3, 2002Assignee: Xilinx, Inc.Inventors: David P. Schultz, Suresh M. Menon, Eunice Y. D. Hao, Jason R. Bergendahl, Jian Tan
-
Publication number: 20020101278Abstract: A system for controlling the impedances of circuits on an integrated circuit chip is provided. At least one circuit is selected to operate as a p-channel reference circuit, and at least one circuit is selected to operate as an n-channel reference circuit. Other circuits are selected to operate as circuits and/or line termination circuits. A digitally controlled impedance (DCI) circuit controls the p-channel reference circuit to determine a desired configuration of p-channel transistors for use in the circuits. The DCI circuit further controls the n-channel reference circuit to determine a desired configuration of n-channel transistors for use in the circuits. The DCI circuit takes into account such factors as resistances of p-channel transistors in the p-channel reference circuit, resistances of n-channel transistors in the n-channel reference circuit, as well as temperature, voltage and process variations.Type: ApplicationFiled: November 30, 2001Publication date: August 1, 2002Applicant: Xilinx, Inc.Inventors: David P. Schultz, Suresh M. Menon, Eunice Y. D. Hao, Jason R. Bergendahl, Jian Tan
-
Patent number: 6366128Abstract: Described are systems for producing differential logic signals. These systems can be adapted for use with different loads by programming one or more programmable elements. One embodiment includes a series of driver stages, the outputs of which are connected to one another. The driver stages turn on successively to provide increasingly powerful differential amplification. This progressive increase in amplification produces a corresponding progressive decrease in output resistance, which reduces the noise associated with signal reflection. The systems can be incorporated into programmable IOBs to enable PLDs to provide differential output signals.Type: GrantFiled: September 5, 2000Date of Patent: April 2, 2002Assignee: Xilinx, Inc.Inventors: Atul V. Ghia, Suresh M. Menon, David P. Schultz
-
Patent number: 6222757Abstract: A configuration memory architecture for an FPGA that eliminates the need for a regular array of word lines and bit lines is disclosed. The memory is comprised, in the preferred embodiment, of a plurality of memory bytes. Each memory byte has eight SRAM latches, a single flip flop and a one-of-eight decoder having a data input coupled to the inverting output of the flip flop and eight individual data outputs, each of which is coupled to a data input of one of the SRAM latches. The decoder also has address and write control inputs which are coupled to a state machine or other programmable device that controls the sequencing of the loading operation to load configuration data into the memory. The flip flops of all the memory bytes are coupled together in a serpentine shift register.Type: GrantFiled: February 25, 1998Date of Patent: April 24, 2001Assignee: Xilinx, Inc.Inventors: Prasad Rau, Atul V. Ghia, Suresh M. Menon
-
Patent number: 5940606Abstract: A duty cycle controller for generating proper control signals for an SRAM in an FPGA in the proper sequence and spaced at the proper times to guarantee proper operation of the SRAM regardless of the frequency of duty cycle of the clock selected by the user to synchronize and drive operations of the SRAM.Type: GrantFiled: February 9, 1998Date of Patent: August 17, 1999Assignee: DynaChip CorporationInventors: Atul V. Ghia, Suresh M. Menon
-
Patent number: 5818228Abstract: The resin content of an organic resin-matrix composite material is measured nondestructively by nuclear magnetic resonance. A specimen of the composite material is placed into a constant magnetic field and subjected to a radio-frequency magnetic field pulse. The response of the material is indicative of the amount of organic resin that is present. The response may be used as a feedback signal to control the operation of a manufacturing machine.Type: GrantFiled: April 28, 1997Date of Patent: October 6, 1998Assignee: XXSYS Technologies, Inc.Inventors: Suresh M. Menon, Geoffrey A. Barrall, Erik E. Magnuson
-
Patent number: 5808479Abstract: Architecture for a programmable logic device is described which can operate at substantially faster clock rates than present programmable logic devices. The PLD uses BiCMOS circuit elements to make use of the speed advantages of bipolar technology while also enjoying the limited power consumption of CMOS technology.Type: GrantFiled: January 16, 1997Date of Patent: September 15, 1998Assignee: Dyna Logic CorporationInventors: Paul T. Sasaki, Suresh M. Menon, Tsung C. Whang
-
Patent number: 5744981Abstract: Architecture for a programmable logic device is described which can operate at substantially faster clock rates than present programmable logic devices. The PLD uses BiCMOS circuit elements to make use of the speed advantages of bipolar technology while also enjoying the limited power consumption of CMOS technology.Type: GrantFiled: January 16, 1997Date of Patent: April 28, 1998Assignee: Dyna Logic CorporationInventors: Paul T. Sasaki, Suresh M. Menon, Tsung C. Whang
-
Patent number: 5654665Abstract: A biasing system for a differential amplifier includes an NMOS current source and a gate bias voltage generator. The gate bias voltage generator produces a bias voltage VNCS to control the NMOS current source. The gate bias generator includes a reference current generator to produce a reference current relatively independent of supply voltage variations. A temperature compensator regulates the reference current to provide a temperature compensated current. A current mirror duplicates the temperature compensated current to a bias voltage generator. The bias voltage generator generates the bias voltage.Type: GrantFiled: May 18, 1995Date of Patent: August 5, 1997Assignee: Dynachip CorporationInventors: Suresh M. Menon, Tsung Chuan Whang
-
Patent number: 5614844Abstract: Architecture for a programmable logic device is described which can operate at substantially faster clock rates than present programmable logic devices. The PLD uses BiCMOS circuit elements to make use of the speed advantages of bipolar technology while also enjoying the limited power consumption of CMOS technology.Type: GrantFiled: June 5, 1995Date of Patent: March 25, 1997Assignee: Dyna Logic CorporationInventors: Paul T. Sasaki, Suresh M. Menon, Tsung C. Whang
-
Patent number: 5497108Abstract: A programmable logic device includes a plurality of logic cells in which logic functions are performed, a plurality of input lines for supplying signals to be processed by the logic cells, a plurality of output lines for receiving signals that have been processed by the logic cells, and a plurality of repeater circuits combining bipolar and CMOS transistor technologies for transferring data from one point in the PLD to another point. Unidirectional repeater circuits transfer data from a first data bus in the PLD to a second data bus in the PLD. Bidirectional repeater circuits maintain signal integrity by transferring data along the length of a single PLD data bus. The bipolar technology in the repeater circuits provides superior speed in data transfer, while the CMOS technology limits power consumption of the repeater circuits.Type: GrantFiled: December 8, 1994Date of Patent: March 5, 1996Assignee: Dynalogic CorporationInventors: Suresh M. Menon, Stanley Wilson, Tsung C. Whang
-
Patent number: 5157282Abstract: The present invention minimizes the noise voltage associated with the switching of output driver transistors of integrated cicruits caused by the rapid change in value of the current, expressed by the term di/dt, from the load into the driver transistors through the package leads. The present invention uses a programmable coarse current control (CCC) circuit and a programmable fine current control (FCC) circuit that control the pull-down output transistors. The FCC creates two time periods, after which it prevents the CCC from controlling an output pull-down transistor. The FCC and the CCC are used to reduce the di/dt dependent voltage noise by controlling the slope and the shape of the output voltage pull-down characteristics.Type: GrantFiled: April 8, 1991Date of Patent: October 20, 1992Assignee: Cypress Semiconductor CorporationInventors: Randy T. Ong, Suresh M. Menon, Hang Kwan
-
Patent number: 4795918Abstract: A temperature compensated bandgap voltage reference circuit employs an npn transistor based bypass circuit to maintain a constant collector current within the reference circuit. This bypass circuit draws a nominal current from the bandgap voltage reference circuit. The value of this current is set by a bias circuit responsive to changes in the supply voltage. As the supply voltage changes, the bias circuit varies the conductance of a bypass transistor to draw more or less current and thereby maintain the collector current within the reference circuit constant.Type: GrantFiled: May 1, 1987Date of Patent: January 3, 1989Assignee: Fairchild Semiconductor CorporationInventors: Suresh M. Menon, Jay L. Cohan