Patents by Inventor Ta-Cheng Lien
Ta-Cheng Lien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12181797Abstract: An extreme ultraviolet mask including a substrate, a reflective multilayer stack on the substrate and a multi-layer patterned absorber layer on the reflective multilayer stack is provided. Disclosed embodiments include an absorber layer that includes an alloy comprising ruthenium (Ru), chromium (Cr), platinum (Pt), gold (Au), iridium (Ir), titanium (Ti), niobium (Nb), rhodium (Rh), molybdenum (Mo), tungsten (W) or palladium (Pd), and at least one alloying element. The at least one alloying element includes ruthenium (Ru), chromium (Cr), tantalum (Ta), platinum (Pt), gold (Au), iridium (Ir), titanium (Ti), niobium (Nb), rhodium (Rh), molybdenum (Mo), hafnium (Hf), boron (B), nitrogen (N), silicon (Si), zirconium (Zr) or vanadium (V). Other embodiments include a multi-layer patterned absorber structure with layers that include an alloy and an alloying element, where at least two of the layers of the multi-layer structure have different compositions.Type: GrantFiled: September 23, 2021Date of Patent: December 31, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Pei-Cheng Hsu, Ping-Hsun Lin, Ta-Cheng Lien, Hsin-Chang Lee
-
Patent number: 12169357Abstract: A method includes placing a photomask having a contamination on a surface thereof in a plasma processing chamber. The contaminated photomask is plasma processed in the plasma processing chamber to remove the contamination from the surface. The plasma includes oxygen plasma or hydrogen plasma.Type: GrantFiled: June 15, 2023Date of Patent: December 17, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Fu Yang, Pei-Cheng Hsu, Ta-Cheng Lien, Hsin-Chang Lee
-
Publication number: 20240393701Abstract: A method of cleaning a reticle includes applying ozone fluid over a surface of the reticle, and while the ozone fluid is over the surface of the reticle, irradiating the surface of the reticle with ultraviolet (UV) radiation for an irradiation time to treat the surface of the reticle. The method of cleaning the reticle further includes adjusting the irradiation time based on a reflected UV beam from the surface of the reticle.Type: ApplicationFiled: July 29, 2024Publication date: November 28, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Chen SU, Tzu-Yi WANG, Ta-Cheng LIEN
-
Publication number: 20240393674Abstract: An extreme ultraviolet mask includes a substrate, a reflective multilayer stack over the substrate, a capping layer over the reflective multilayer stack, a patterned absorber layer over a first portion of the capping layer, and a magnetic layer over a second portion of the capping layer around the first portion.Type: ApplicationFiled: July 30, 2024Publication date: November 28, 2024Inventors: Kevin TANADY, Pei-Cheng HSU, Ta-Cheng LIEN, Tzu-Yi WANG, Hsin-Chang LEE
-
Patent number: 12153337Abstract: An extreme ultraviolet mask including a substrate, a reflective multilayer stack on the substrate and a patterned absorber layer on the reflective multilayer stack is provided. The patterned absorber layer includes an alloy comprising tantalum and at least one alloying element. The at least one alloying element includes at least one transition metal element or at least one Group 14 element.Type: GrantFiled: December 22, 2023Date of Patent: November 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Pei-Cheng Hsu, Ta-Cheng Lien, Hsin-Chang Lee
-
Patent number: 12153351Abstract: A method of treating a surface of a reticle includes retrieving a reticle from a reticle library and transferring the reticle to a treatment device. The surface of the reticle is treated in the treatment device by irradiating the surface of the reticle UV radiation while ozone fluid is over the surface of the reticle for a predetermined irradiation time. After the treatment, the reticle is transferred to an exposure device for lithography operation to generate a photo resist pattern on a wafer. A surface of the wafer is imaged to generate an image of the photo resist pattern on the wafer. The generated image of the photo resist pattern is analyzed to determine critical dimension uniformity (CDU) of the photo resist pattern. The predetermined irradiation time is increased if the CDU does not satisfy a threshold CDU.Type: GrantFiled: August 10, 2023Date of Patent: November 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi-Chen Su, Tzu-Yi Wang, Ta-Cheng Lien
-
Patent number: 12153339Abstract: A pellicle for protecting a photomask from contaminant particles is provided. The pellicle includes a pellicle membrane containing at least one porous film. The at least one porous film includes a network of a plurality of nanotubes. At least one nanotube of the plurality of nanotubes includes a core nanotube and a shell nanotube surrounding the core nanotube. The core nanotube includes a material different from the shell nanotube. The pellicle further includes a pellicle border attached to the pellicle membrane along a peripheral region of the pellicle membrane and a pellicle frame attached to the pellicle border.Type: GrantFiled: July 30, 2021Date of Patent: November 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Pei-Cheng Hsu, Ta-Cheng Lien, Hsin-Chang Lee
-
Publication number: 20240385111Abstract: A mask characterization method comprises measuring an interference signal of a reflection or transmission mask for use in lithography; and determining a quality metric for the reflection or transmission mask based on the interference signal. A mask characterization apparatus comprises a light source arranged to illuminate a reflective or transmissive mask with light whereby mask-reflected or mask-transmitted light is generated; an optical grating arranged to convert the mask-reflected or mask-transmitted light into an interference pattern; and an optical detector array arranged to generate an interference signal by measuring the interference pattern.Type: ApplicationFiled: July 29, 2024Publication date: November 21, 2024Inventors: Chien-Cheng Chen, Ping-Hsun Lin, Huan-Ling Lee, Ta-Cheng Lien, Chia-Jen Chen, Hsin-Chang Lee
-
Publication number: 20240385506Abstract: In a method of manufacturing a reflective mask, a photo resist layer is formed over a mask blank. The mask blank includes a substrate, a reflective multilayer on the substrate, a capping layer on the reflective multilayer, an absorber layer on the capping layer and a hard mask layer, and the absorber layer is made of Cr, CrO or CrON. The photo resist layer is patterned, the hard mask layer is patterned by using the patterned photo resist layer, the absorber layer is patterned by using the patterned hard mask layer, and an additional element is introduced into the patterned absorber layer to form a converted absorber layer.Type: ApplicationFiled: July 29, 2024Publication date: November 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsin-Chang LEE, Chia-Jen CHEN, Pei-Cheng HSU, Ta-Cheng LIEN
-
Patent number: 12147154Abstract: In a method of manufacturing a reflective mask, a photo resist layer is formed over a mask blank. The mask blank includes a substrate, a reflective multilayer on the substrate, a capping layer on the reflective multilayer, an absorber layer on the capping layer and a hard mask layer, and the absorber layer is made of Cr, CrO or CrON. The photo resist layer is patterned, the hard mask layer is patterned by using the patterned photo resist layer, the absorber layer is patterned by using the patterned hard mask layer, and an additional element is introduced into the patterned absorber layer to form a converted absorber layer.Type: GrantFiled: April 3, 2023Date of Patent: November 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsin-Chang Lee, Chia-Jen Chen, Pei-Cheng Hsu, Ta-Cheng Lien
-
Publication number: 20240369918Abstract: In a method of manufacturing a photo mask, an etching mask layer having circuit patterns is formed over a target layer of the photo mask to be etched. The photo mask includes a backside conductive layer. The target layer is etched by plasma etching, while preventing active species of plasma from attacking the backside conductive layer.Type: ApplicationFiled: July 12, 2024Publication date: November 7, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsin-Chang LEE, Pei-Cheng HSU, Ta-Cheng LIEN, Tzu Yi WANG
-
Publication number: 20240369921Abstract: A reticle enclosure includes a base including a first surface, a cover including a second surface and disposed on the base, wherein the base and the cover form an internal space therebetween to include a reticle, and a layer of elastomer or gelatinous material disposed on at least one of the first surface and the second surface, wherein the layer of elastomer or gelatinous material is disposed between the base and the cover and contacts either the base or the cover.Type: ApplicationFiled: July 18, 2024Publication date: November 7, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Pei-Cheng HSU, Ta-Cheng LIEN, Hsin-Chang LEE
-
Patent number: 12135499Abstract: A reticle enclosure includes a base including a first surface, a cover including a second surface and disposed on the base, wherein the base and the cover form an internal space therebetween to include a reticle, and a layer of elastomer or gelatinous material disposed on at least one of the first surface and the second surface, wherein the layer of elastomer or gelatinous material is disposed between the base and the cover and contacts either the base or the cover.Type: GrantFiled: August 30, 2021Date of Patent: November 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Pei-Cheng Hsu, Ta-Cheng Lien, Hsin-Chang Lee
-
Publication number: 20240345472Abstract: A method for preparing a pellicle assembly includes reducing the thickness of one or more initial membrane(s) to obtain a pellicle membrane. The pellicle membrane is then affixed to a mounting frame to obtain the pellicle assembly. Compressive pressure can be applied to reduce the thickness of the initial membrane(s). Alternatively, the thickness can be reduced by stretching the initial membrane(s) to obtain an extended membrane. A mounting frame is then affixed to a portion of the extended membrane. The mounting frame and the portion of the extended membrane are then separated from the remainder of the extended membrane to obtain the pellicle assembly. The resulting pellicle assemblies include a pellicle membrane that is attached to a mounting frame. The pellicle membrane can be formed from nanotubes and has a combination of high transmittance, low deflection, and small pore size.Type: ApplicationFiled: June 24, 2024Publication date: October 17, 2024Inventors: Hsin-Chang Lee, Pei-Cheng Hsu, Ta-Cheng Lien, Li-Jui Chen, Tsai-Sheng Gau, Chin-Hsiang Lin
-
Publication number: 20240337917Abstract: A reflective mask includes a substrate, a reflective multilayer disposed on the substrate, a capping layer disposed on the reflective multilayer, and an absorber layer disposed on the capping layer. The absorber layer includes one or more alternating pairs of a first Cr based layer and a second Cr based layer different from the first Cr based layer.Type: ApplicationFiled: June 17, 2024Publication date: October 10, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Pei-Cheng HSU, Ching-Huang CHEN, Hung-Yi TSAI, Ming-Wei CHEN, Hsin-Chang LEE, Ta-Cheng LIEN
-
Publication number: 20240337918Abstract: A reflective mask includes a substrate, a reflective multilayer disposed on the substrate, a capping layer disposed on the reflective multilayer, and an absorber layer disposed on the capping layer. The absorber layer includes a base material made of one or more of a Cr based material, an Ir based material, a Pt based material, or Co based material, and further contains one or more additional elements selected from the group consisting of Si, B, Ge, Al, As, Sb, Te, Se and Bi.Type: ApplicationFiled: June 20, 2024Publication date: October 10, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Yi TSAI, Wei-Che HSIEH, Ta-Cheng LIEN, Hsin-Chang LEE, Ping-Hsun LIN, Hao-Ping CHENG, Ming-Wei CHEN, Szu-Ping TSAI
-
Patent number: 12092952Abstract: An extreme ultraviolet mask includes a substrate, a reflective multilayer stack over the substrate, a capping layer over the reflective multilayer stack, a patterned absorber layer over a first portion of the capping layer, and a magnetic layer over a second portion of the capping layer around the first portion.Type: GrantFiled: June 14, 2021Date of Patent: September 17, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kevin Tanady, Pei-Cheng Hsu, Ta-Cheng Lien, Tzu-Yi Wang, Hsin-Chang Lee
-
Publication number: 20240302731Abstract: A reflective mask includes a substrate, a reflective multilayer disposed over the substrate, a capping layer disposed over the reflective multilayer, an intermediate layer disposed over the capping layer, an absorber layer disposed over the intermediate layer, and a cover layer disposed over the absorber layer. The intermediate layer includes a material having a lower hydrogen diffusivity than a material of the capping layer.Type: ApplicationFiled: May 8, 2024Publication date: September 12, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Pei-Cheng HSU, Ta-Cheng LIEN, Hsin-Chang LEE
-
Patent number: 12085843Abstract: In a method of manufacturing a photo mask, an etching mask layer having circuit patterns is formed over a target layer of the photo mask to be etched. The photo mask includes a backside conductive layer. The target layer is etched by plasma etching, while preventing active species of plasma from attacking the backside conductive layer.Type: GrantFiled: July 25, 2023Date of Patent: September 10, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsin-Chang Lee, Pei-Cheng Hsu, Ta-Cheng Lien, Tzu Yi Wang
-
Publication number: 20240264520Abstract: The present disclosure describes a method of patterning a semiconductor wafer using extreme ultraviolet lithography (EUVL). The method includes receiving an EUVL mask that includes a substrate having a low temperature expansion material, a reflective multilayer over the substrate, a capping layer over the reflective multilayer, and an absorber layer over the capping layer. The method further includes patterning the absorber layer to form a trench on the EUVL mask, wherein the trench has a first width above a target width. The method further includes treating the EUVL mask with oxygen plasma to reduce the trench to a second width, wherein the second width is below the target width. The method may also include treating the EUVL mask with nitrogen plasma to protect the capping layer, wherein the treating of the EUVL mask with the nitrogen plasma expands the trench to a third width at the target width.Type: ApplicationFiled: April 15, 2024Publication date: August 8, 2024Inventors: Pei-Cheng Hsu, Chun-Fu Yang, Ta-Cheng Lien, Hsin-Chang Lee