Patents by Inventor Ta-Shun Chu
Ta-Shun Chu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230422394Abstract: A wireless communication system includes a plurality of antennas, and a plurality of RF chips, arranged in a row and coupled to the antennas, for providing a plurality radio-frequency (RF) output signals to the antennas according to an RF signal. The wireless communication system also includes a transmission line arranged to be a straight line in parallel to the row, and to connect to the RF chips, and a resistive load, coupled to a first end of the transmission line. A second end of the transmission line is arranged to receive the RF signal.Type: ApplicationFiled: December 14, 2022Publication date: December 28, 2023Inventors: CHIEN CHENG WANG, LI HAN CHANG, YU-JIU WANG, TA-SHUN CHU
-
Publication number: 20230013519Abstract: A radio frequency (RF) receiver includes a radiating element, a chip and a phase shifting circuit. The radiating element is arranged to receive an RF input signal to produce a plurality of electrical signals. The chip includes an amplifier circuit. The amplifier circuit is configured to receive a plurality of phase shifted signals from a plurality of input terminals respectively, and amplify the phase shifted signals to generate an RF output signal. The phase shifting circuit is located outside the chip, and coupled to the output terminals and the input terminals. The phase shifting circuit is arranged to phase shift the electrical signals and accordingly generate the phase shifted signals. The phase shifting circuit and the radiating element are formed on a same substrate.Type: ApplicationFiled: July 8, 2022Publication date: January 19, 2023Inventors: YU-JIU WANG, LI HAN CHANG, HAO-CHUNG CHOU, TA-SHUN CHU
-
Publication number: 20230015197Abstract: A radio frequency (RF) transmitter includes a radiating element, a chip and a phase shifting circuit. The radiating element is arranged to receive a plurality of electrical signals to produce an RF output signal. The chip includes an amplifier circuit. The amplifier circuit is configured to amplify an RF input signal to generate a plurality of amplified signals at a plurality of output terminals, respectively. The phase shifting circuit is located outside the chip, and coupled to the output terminals and the radiating element. The phase shifting circuit is arranged to phase shift the amplified signals, and accordingly generate the electrical signals fed to the radiating element. The phase shifting circuit and the radiating element are formed on a same substrate.Type: ApplicationFiled: July 8, 2022Publication date: January 19, 2023Inventors: YU-JIU WANG, LI HAN CHANG, HAO-CHUNG CHOU, TA-SHUN CHU
-
Patent number: 11509320Abstract: A signal converting apparatus includes a comparing device, a first digital-slope quantizer, and a second digital-slope quantizer. The comparing device having a first input terminal and a second input terminal for receiving a first received signal and a second received signal, and for generating an output signal at an output port. The first digital-slope quantizer generates a first set of digital signals to monotonically adjust the first received signal and the second received signal at the first input terminal and the second input terminal during a first phase according to a first quantization unit. The second digital-slope quantizer generates a second set of digital signals to monotonically adjust the first received signal and the second received signal at the first input terminal and the second input terminal during a second phase after the first phase according to a second quantization unit.Type: GrantFiled: September 30, 2021Date of Patent: November 22, 2022Assignee: TRON FUTURE TECH INC.Inventors: Yu-Jiu Wang, Chun-Chieh Peng, Ta-Shun Chu
-
Patent number: 11496142Abstract: A signal distribution system includes: a first signal divider arranged to generate a first output oscillating signal according to a first input oscillating signal; a second signal divider arranged to generate a second output oscillating signal according to the first input oscillating signal; a first transmitting channel coupled to the first signal divider and the second divider for transmitting the first input oscillating signal to the first signal divider and the second signal divider; and a second transmitting channel coupled to the first signal divider and the second divider for transmitting a second input oscillating signal to the first signal divider and the second signal divider; wherein the first input oscillating signal has a first frequency, the second input oscillating signal has a second frequency, and the second frequency is smaller than the first frequency.Type: GrantFiled: May 11, 2022Date of Patent: November 8, 2022Assignee: TRON FUTURE TECH INC.Inventors: Yu-Jiu Wang, Ta-Shun Chu, Yue Ming Wu
-
Publication number: 20220271763Abstract: A signal distribution system includes: a first signal divider arranged to generate a first output oscillating signal according to a first input oscillating signal; a second signal divider arranged to generate a second output oscillating signal according to the first input oscillating signal; a first transmitting channel coupled to the first signal divider and the second divider for transmitting the first input oscillating signal to the first signal divider and the second signal divider; and a second transmitting channel coupled to the first signal divider and the second divider for transmitting a second input oscillating signal to the first signal divider and the second signal divider; wherein the first input oscillating signal has a first frequency, the second input oscillating signal has a second frequency, and the second frequency is smaller than the first frequency.Type: ApplicationFiled: May 11, 2022Publication date: August 25, 2022Applicant: TRON FUTURE TECH INC.Inventors: Yu-Jiu WANG, Ta-Shun CHU, Yue Ming WU
-
Patent number: 11368161Abstract: A signal divider includes: a dividing circuit arranged to generate an output oscillating signal according to a first input oscillating signal; and a signal generating circuit, coupled to the dividing circuit, for generating an injection signal to the dividing circuit. The dividing circuit is arranged to generate the output oscillating signal with a predetermined phase according to the injection signal and the first input oscillating signal.Type: GrantFiled: August 13, 2020Date of Patent: June 21, 2022Assignee: TRON FUTURE TECH INC.Inventors: Yu-Jiu Wang, Ta-Shun Chu, Yue Ming Wu
-
Publication number: 20220021396Abstract: A signal converting apparatus includes a comparing device, a first digital-slope quantizer, and a second digital-slope quantizer. The comparing device having a first input terminal and a second input terminal for receiving a first received signal and a second received signal, and for generating an output signal at an output port. The first digital-slope quantizer generates a first set of digital signals to monotonically adjust the first received signal and the second received signal at the first input terminal and the second input terminal during a first phase according to a first quantization unit. The second digital-slope quantizer generates a second set of digital signals to monotonically adjust the first received signal and the second received signal at the first input terminal and the second input terminal during a second phase after the first phase according to a second quantization unit.Type: ApplicationFiled: September 30, 2021Publication date: January 20, 2022Applicant: TRON FUTURE TECH INC.Inventors: Yu-Jiu WANG, Chun-Chieh PENG, Ta-Shun CHU
-
Patent number: 11165435Abstract: A signal converting apparatus includes a comparing device, a first digital-slope quantizer, and a second digital-slope quantizer. The comparing device has a first input terminal and a second input terminal for receiving a received signal and an adjustable reference voltage respectively, and for generating an output signal at an output port. The first digital-slope quantizer is coupled to the output port and the second input terminal for generating a first set of digital signals to monotonically adjust the adjustable reference voltage at the second input terminal during a first phase according to a first quantization unit. The second digital-slope quantizer is coupled to the output port and the second input terminal for generating a second set of digital signals to monotonically adjust the adjustable reference voltage at the second input terminal during a second phase after the first phase according to a second quantization unit.Type: GrantFiled: October 7, 2020Date of Patent: November 2, 2021Assignee: TRON FUTURE TECH INC.Inventors: Yu-Jiu Wang, Chun-Chieh Peng, Ta-Shun Chu
-
Publication number: 20210105018Abstract: A signal converting apparatus includes a comparing device, a first digital-slope quantizer, and a second digital-slope quantizer. The comparing device has a first input terminal and a second input terminal for receiving a received signal and an adjustable reference voltage respectively, and for generating an output signal at an output port. The first digital-slope quantizer is coupled to the output port and the second input terminal for generating a first set of digital signals to monotonically adjust the adjustable reference voltage at the second input terminal during a first phase according to a first quantization unit. The second digital-slope quantizer is coupled to the output port and the second input terminal for generating a second set of digital signals to monotonically adjust the adjustable reference voltage at the second input terminal during a second phase after the first phase according to a second quantization unit.Type: ApplicationFiled: October 7, 2020Publication date: April 8, 2021Applicant: TRON FUTURE TECH INC.Inventors: Yu-Jiu WANG, Chun-Chieh PENG, Ta-Shun CHU
-
Publication number: 20210050858Abstract: A signal divider includes: a dividing circuit arranged to generate an output oscillating signal according to a first input oscillating signal; and a signal generating circuit, coupled to the dividing circuit, for generating an injection signal to the dividing circuit. The dividing circuit is arranged to generate the output oscillating signal with a predetermined phase according to the injection signal and the first input oscillating signal.Type: ApplicationFiled: August 13, 2020Publication date: February 18, 2021Applicant: TRON FUTURE TECH INC.Inventors: Yu-Jiu WANG, Ta-Shun CHU, Yue Ming WU
-
Patent number: 10460061Abstract: Systems and methods of restraining reverse engineering process for analog integrated circuit use techniques of adding dummy devices, device fragmentation, increasing bus width, employing different layouts for the same circuit element and mixing different types of passive devices increase complexity and makes the layout floorplan more difficult to be extracted for the reverse engineering. The system adds dummy devices and ensures the extra devices and capacitance do not affect the target circuit performance.Type: GrantFiled: October 3, 2017Date of Patent: October 29, 2019Inventors: Yuan-Ju Chao, Ta-Shun Chu
-
Patent number: 10454436Abstract: A wireless transceiver includes: a switching amplifier having first, second and power ports; and a current provider. The current provider provides a current to the power port, and further provides an impedance to the power port such that an impedance of the switching amplifier at the second port matches an impedance of an antenna coupled to the second port. The switching amplifier simultaneously amplifies a transmit signal input received at the first port to generate an output signal at the second port for receipt by the antenna, and mixes a receive signal received at the second port from the antenna with the transmit signal input to generate, at the power port, another output signal having a frequency lower than that of the receive signal.Type: GrantFiled: November 8, 2018Date of Patent: October 22, 2019Assignee: National Chiao Tung UniversityInventors: Ta-Shun Chu, Yu-Jiu Wang
-
Publication number: 20190245587Abstract: A wireless transceiver includes: a switching amplifier having first, second and power ports; and a current provider. The current provider provides a current to the power port, and further provides an impedance to the power port such that an impedance of the switching amplifier at the second port matches an impedance of an antenna coupled to the second port. The switching amplifier simultaneously amplifies a transmit signal input received at the first port to generate an output signal at the second port for receipt by the antenna, and mixes a receive signal received at the second port from the antenna with the transmit signal input to generate, at the power port, another output signal having a frequency lower than that of the receive signal.Type: ApplicationFiled: November 8, 2018Publication date: August 8, 2019Inventors: Ta-Shun Chu, Yu-Jiu Wang
-
Publication number: 20190102502Abstract: Systems and methods of restraining reverse engineering process for analog integrated circuit use techniques of adding dummy devices, device fragmentation, increasing bus width, employing different layouts for the same circuit element and mixing different types of passive devices increase complexity and makes the layout floorplan more difficult to be extracted for the reverse engineering. The system adds dummy devices and ensures the extra devices and capacitance do not affect the target circuit performance.Type: ApplicationFiled: October 3, 2017Publication date: April 4, 2019Inventors: YUAN-JU CHAO, TA-SHUN CHU
-
Publication number: 20180331689Abstract: A method of increasing SAR ADC conversion rate and reducing power consumption by employing a new timing scheme and minimizing timing delay for each bit-test during binary-search process. The high frequency clock input requirement is eliminated and higher speed rate can be achieved in SAR ADC.Type: ApplicationFiled: July 18, 2017Publication date: November 15, 2018Inventors: YUAN-JU CHAO, TA-SHUN CHU
-
Patent number: 10128860Abstract: A method of increasing SAR ADC conversion rate and reducing power consumption by employing a new timing scheme and minimizing timing delay for each bit-test during binary-search process. The high frequency clock input requirement is eliminated and higher speed rate can be achieved in SAR ADC.Type: GrantFiled: July 18, 2017Date of Patent: November 13, 2018Assignee: IPGreat IncorporatedInventors: Yuan-Ju Chao, Ta-Shun Chu
-
Patent number: 10014874Abstract: A current steering converter fabricated using a predetermined integrated circuit technology includes a unary portion having one or more current sources and a binary portion including a plurality of switches controlled by a decoder, the switches coupled to a converter output; and a plurality of devices commonly connected at a first end and coupled to each respective switch at a second end, wherein each device size comprises (W/L)*M, where W/L is a width and length of the device and M is an integer representing multiple number.Type: GrantFiled: October 24, 2017Date of Patent: July 3, 2018Inventors: Yuan-Ju Chao, Ta-Shun Chu
-
Patent number: 9979382Abstract: A method of detecting clock duty cycle and adjusting clock duty cycle to achieve a clock with low jitters, low noise, high common mode rejection and high power supply rejection for sampling circuit. Adjusting the duty cycle of the sampling clock can enhance data converter's performance.Type: GrantFiled: March 6, 2017Date of Patent: May 22, 2018Inventors: Yuan-Ju Chao, Ta-Shun Chu
-
Patent number: 9866236Abstract: A data converter includes a single-end capacitive digital to analog converter (DAC); a transconductance (GM) buffer having an output, a positive input coupled to the DAC and a negative input coupled to the output; a resistor and a capacitor load in parallel coupled to the output at one terminal and to ground at the other terminal. The developed architecture of comprising single end capacitive DAC and GM-based buffer provides fast conversion rate, low current consumption, small silicon area and wide supply range for general-purpose auxiliary DAC applications.Type: GrantFiled: January 24, 2017Date of Patent: January 9, 2018Assignee: IPGreat IncorporatedInventors: Yuan-Ju Chao, Ta-Shun Chu