Patents by Inventor Tae H. Kim
Tae H. Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190378546Abstract: Methods and apparatuses are provided for driver circuits without voltage, level shifters. An example apparatus includes a semiconductor device including a row decoder circuit that includes a driver circuit and a switching circuit. The driver circuit is configured to receive an input signal having a first logical value, a first voltage signal, and a configurable power signal. The driver circuit is flintier configured to provide an output signal having the first logical value based on the first signal having the first logical value. A voltage level of the input signal is based on the first voltage signal and a voltage level the output signal is based on the configurable voltage signal. The switching circuit is configured to receive the first voltage signal and a second voltage signal and to provide the configurable voltage signal having a voltage. level of one of the first voltage signal or the second voltage signal.Type: ApplicationFiled: June 6, 2018Publication date: December 12, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Tae H. Kim, Byung S. Moon
-
Patent number: 10504563Abstract: Methods and apparatuses are provided for driver circuits without voltage level shifters. An example apparatus includes a semiconductor device including a row decoder circuit that includes a driver circuit and a switching circuit. The driver circuit is configured to receive an input signal having a first logical value, a first voltage signal, and a configurable power signal. The driver circuit is further configured to provide an output signal having the first logical value based on the first signal having the first logical value. A voltage level of the input signal is based on the first voltage signal and a voltage level the output signal is based on the configurable voltage signal. The switching circuit is configured to receive the first voltage signal and a second voltage signal and to provide the configurable voltage signal having a voltage level of one of the first voltage signal or the second voltage signal.Type: GrantFiled: June 6, 2018Date of Patent: December 10, 2019Assignee: Micron Technology, Inc.Inventors: Tae H. Kim, Byung S. Moon
-
Patent number: 10431291Abstract: A memory device is provided. The memory device includes a memory array having at least one memory cell. The memory device further includes a sense amplifier circuit configured to read data from the at least one memory cell, write data to the at least one memory cell, or a combination thereof. The memory device additionally includes a first bus configured to provide a first electric power to the sense amplifier circuit, and a second bus configured to provide a second electric power to a second circuit, wherein the first bus and the second bus are configured to be electrically coupled to each other to provide for the first electric power and the second electric power to the at least one memory cell.Type: GrantFiled: August 8, 2018Date of Patent: October 1, 2019Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Tae H. Kim, Charles L. Ingalls
-
Publication number: 20190287605Abstract: Some embodiments include an apparatus having first and second comparative bitlines extending horizontally and coupled with a sense amplifier. First memory cell structures are coupled with the first comparative bitline. Each of the first memory cell structures has a first transistor associated with a first capacitor. Second memory cell structures are coupled with the second comparative bitline. Each of the second memory cell structures has a second transistor associated with a second capacitor. Each of the first capacitors has a container-shaped first node and is vertically offset from an associated first sister capacitor which is a mirror image of its associated first capacitor along a horizontal plane. Each of the second capacitors has a container-shaped first node and is vertically offset from an associated second sister capacitor which is a mirror image of its associated second capacitor along the horizontal plane.Type: ApplicationFiled: June 4, 2019Publication date: September 19, 2019Applicant: Micron Technology, Inc.Inventors: Tae H. Kim, Sangmin Hwang, Si-Woo Lee
-
Patent number: 10418085Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. An electronic memory device may include a plurality of plate portions separated by a plurality of segmentation lines, which may be oriented in a plane parallel to rows of a memory array or columns of the memory array, or both. The segmented plate may be employed instead of a single plate for the array. The one or more plate portions may be energized during access operations of a ferroelectric cell in order to create a voltage different across the cell or to facilitate changing the charge of the cell. Each of the plate portions may include one or more memory cells. The memory cells on a plate portion may be read from or written to after the plate portion is activated by a plate driver.Type: GrantFiled: July 20, 2017Date of Patent: September 17, 2019Assignee: Micron Technology, Inc.Inventors: Tae H. Kim, Corrado Villa
-
Publication number: 20190259444Abstract: Some embodiments include an apparatus having first and second comparative bitlines extending horizontally and coupled with a sense amplifier. First memory cell structures are coupled with the first comparative bitline. Each of the first memory cell structures has a first transistor associated with a first capacitor. Second memory cell structures are coupled with the second comparative bitline. Each of the second memory cell structures has a second transistor associated with a second capacitor. Each of the first capacitors has a container-shaped first node and is vertically offset from an associated first sister capacitor which is a mirror image of its associated first capacitor along a horizontal plane. Each of the second capacitors has a container-shaped first node and is vertically offset from an associated second sister capacitor which is a mirror image of its associated second capacitor along the horizontal plane.Type: ApplicationFiled: December 27, 2018Publication date: August 22, 2019Applicant: Micron Technology, Inc.Inventors: Tae H. Kim, Sangmin Hwang, Si-Woo Lee
-
Publication number: 20190259434Abstract: Methods and apparatuses of providing word line voltages are disclosed. An example method includes: activating and deactivating a word line. Activating the word line includes: rendering the first, second and third transistors conductive, non-conductive and non-conductive, respectively, wherein the first transistor is rendered conductive by supplying a gate of the first transistor with a first voltage; and supplying the first node with an active voltage. Deactivating the word line includes: changing a voltage of the first node from the active voltage to an inactive voltage; changing a voltage of the gate of the first transistor from the first voltage to a second voltage, wherein the first transistor is kept conductive by the second voltage; rendering the third transistor conductive during the gate of the first transistor being at the second voltage; and rendering the first and second transistors non-conductive and conductive, respectively, after the third transistor has been rendered conductive.Type: ApplicationFiled: May 7, 2019Publication date: August 22, 2019Applicant: MICRON TECHNOLOGY, INC.Inventor: Tae H. Kim
-
Patent number: 10366740Abstract: Some embodiments include an apparatus having first and second comparative bitlines extending horizontally and coupled with a sense amplifier. First memory cell structures are coupled with the first comparative bitline. Each of the first memory cell structures has a first transistor associated with a first capacitor. Second memory cell structures are coupled with the second comparative bitline. Each of the second memory cell structures has a second transistor associated with a second capacitor. Each of the first capacitors has a container-shaped first node and is vertically offset from an associated first sister capacitor which is a mirror image of its associated first capacitor along a horizontal plane. Each of the second capacitors has a container-shaped first node and is vertically offset from an associated second sister capacitor which is a mirror image of its associated second capacitor along the horizontal plane.Type: GrantFiled: December 27, 2018Date of Patent: July 30, 2019Assignee: Micron Technology, Inc.Inventors: Tae H. Kim, Sangmin Hwang, Si-Woo Lee
-
Patent number: 10347322Abstract: Some embodiments include an apparatus having first and second comparative bitlines extending horizontally and coupled with a sense amplifier. First memory cell structures are coupled with the first comparative bitline. Each of the first memory cell structures has a first transistor associated with a first capacitor. Second memory cell structures are coupled with the second comparative bitline. Each of the second memory cell structures has a second transistor associated with a second capacitor. Each of the first capacitors has a container-shaped first node and is vertically offset from an associated first sister capacitor which is a mirror image of its associated first capacitor along a horizontal plane. Each of the second capacitors has a container-shaped first node and is vertically offset from an associated second sister capacitor which is a mirror image of its associated second capacitor along the horizontal plane.Type: GrantFiled: February 20, 2018Date of Patent: July 9, 2019Assignee: Micron Technology, Inc.Inventors: Tae H. Kim, Sangmin Hwang, Si-Woo Lee
-
Patent number: 10311927Abstract: Methods and apparatuses of providing word line voltages are disclosed. An example method includes: activating and deactivating a word line. Activating the word line includes: rendering the first, second and third transistors conductive, non-conductive and non-conductive, respectively, wherein the first transistor is rendered conductive by supplying a gate of the first transistor with a first voltage; and supplying the first node with an active voltage. Deactivating the word line includes: changing a voltage of the first node from the active voltage to an inactive voltage; changing a voltage of the gate of the first transistor from the first voltage to a second voltage, wherein the first transistor is kept conductive by the second voltage; rendering the third transistor conductive during the gate of the first transistor being at the second voltage; and rendering the first and second transistors non-conductive and conductive, respectively, after the third transistor has been rendered conductive.Type: GrantFiled: April 24, 2017Date of Patent: June 4, 2019Assignee: Micron Technology, Inc.Inventor: Tae H. Kim
-
Publication number: 20190027204Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. An electronic memory device may include a plurality of plate portions separated by a plurality of segmentation lines, which may be oriented in a plane parallel to rows of a memory array or columns of the memory array, or both. The segmented plate may be employed instead of a single plate for the array. The one or more plate portions may be energized during access operations of a ferroelectric cell in order to create a voltage different across the cell or to facilitate changing the charge of the cell. Each of the plate portions may include one or more memory cells. The memory cells on a plate portion may be read from or written to after the plate portion is activated by a plate driver.Type: ApplicationFiled: July 20, 2017Publication date: January 24, 2019Inventors: Tae H. Kim, Corrado Villa
-
Publication number: 20190019544Abstract: Some memory circuitry comprises a stack of multiple tiers individually comprising memory cells individually comprising an elevationally-extending transistor. The tiers individually comprise multiple access lines that individually electrically couple together a row of the memory cells in that individual tier. The tiers individually comprise access-line-driver circuitry comprising an elevationally-extending transistor.Type: ApplicationFiled: July 13, 2018Publication date: January 17, 2019Applicant: Micron Technology, Inc.Inventors: Scott J. Derner, Charles L. Ingalls, Tae H. Kim
-
Publication number: 20180308530Abstract: Methods and apparatuses of providing word line voltages are disclosed. An example method includes: activating and deactivating a word line. Activating the word line includes: rendering the first, second and third transistors conductive, non-conductive and non-conductive, respectively, wherein the first transistor is rendered conductive by supplying a gate of the first transistor with a first voltage; and supplying the first node with an active voltage. Deactivating the word line includes: changing a voltage of the first node from the active voltage to an inactive voltage; changing a voltage of the gate of the first transistor from the first voltage to a second voltage, wherein the first transistor is kept conductive by the second voltage; rendering the third transistor conductive during the gate of the first transistor being at the second voltage; and rendering the first and second transistors non-conductive and conductive, respectively, after the third transistor has been rendered conductive.Type: ApplicationFiled: April 24, 2017Publication date: October 25, 2018Applicant: Micron Technology, Inc.Inventor: Tae H. Kim
-
Patent number: 9853546Abstract: An apparatus and methods for reducing overshoot and undershoot using a reconfigurable inductor in a switching voltage regulator. Specifically, the switching voltage regulator includes a reconfigurable inductor, the reconfigurable inductor has a conductive control ring, and the conductive control ring has an adjustable enclosed area controlled by at least a first switch, wherein the reconfigurable inductor has a varying inductance based on a state of at least the first switch and the adjustable enclosed area of the conductive control ring is shown.Type: GrantFiled: December 23, 2015Date of Patent: December 26, 2017Assignee: INTEL CORPORATIONInventors: Donghwi Kim, Sergio Augusto Clavijo, Tae H. Kim, James S. Dinh
-
Publication number: 20170187285Abstract: An apparatus and methods for reducing overshoot and undershoot using a reconfigurable inductor in a switching voltage regulator. Specifically, the switching voltage regulator includes a reconfigurable inductor, the reconfigurable inductor has a conductive control ring, and the conductive control ring has an adjustable enclosed area controlled by at least a first switch, wherein the reconfigurable inductor has a varying inductance based on a state of at least the first switch and the adjustable enclosed area of the conductive control ring is shown.Type: ApplicationFiled: December 23, 2015Publication date: June 29, 2017Inventors: Donghwi Kim, Sergio Augusto Clavijo, Tae H. Kim, James S. Dinh
-
Patent number: 9096203Abstract: Disclosed is a brake master cylinder configured to sense a variation in magnetic flux in accordance with operation of a piston installed with a magnet, and thus to control activation of brake lamps. The brake master cylinder includes a cylinder body connected to a booster, first and second pistons to reciprocate in the cylinder body, a Hall sensor installed at an outside of the cylinder body, to sense operation of the pistons, for control of activation of brake lamps, a coupling shaft formed at an end of the second piston facing the first piston, and a magnet ring assembly installed at the coupling shaft such that the magnet ring assembly faces the Hall sensor. The magnet ring assembly includes a bushing centrally formed with a fitting hole to receive the coupling shaft, and a ring-shaped magnet fitted around the bushing, to exert magnetic force on the Hall sensor.Type: GrantFiled: September 14, 2012Date of Patent: August 4, 2015Assignee: MANDO CORPORATIONInventor: Tae H. Kim
-
Patent number: 9070425Abstract: Some embodiments include apparatuses and methods having a first data line, a second data line, a first transistor, a sense amplifier, and a circuit. The first transistor can operate to couple the first data line to a first node during a first stage of an operation of obtaining information from a memory cell associated with the first data line. The second transistor can operate to couple the second data line to a second node during the first stage. The circuit can operate to apply a first signal to a gate of the first transistor during the operation and to apply a second signal to a gate of the second transistor during the operation. The sense amplifier can operate to perform a sense function on the first and second data lines during a second stage of the operation. Additional apparatus and methods are described.Type: GrantFiled: October 31, 2013Date of Patent: June 30, 2015Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Charles L. Ingalls, Howard Kirsch, Tae H. Kim
-
Publication number: 20150117124Abstract: Some embodiments include apparatuses and methods having a first data line, a second data line, a first transistor, a sense amplifier, and a circuit. The first transistor can operate to couple the first data line to a first node during a first stage of an operation of obtaining information from a memory cell associated with the first data line. The second transistor can operate to couple the second data line to a second node during the first stage. The circuit can operate to apply a first signal to a gate of the first transistor during the operation and to apply a second signal to a gate of the second transistor during the operation. The sense amplifier can operate to perform a sense function on the first and second data lines during a second stage of the operation. Additional apparatus and methods are described.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Applicant: Micron Technology, Inc.Inventors: Scott J. Derner, Charles L. Ingalls, Howard Kirsch, Tae H. Kim
-
Publication number: 20140313810Abstract: A memory array includes segmented global and local digit lines in which the global digit line segments are switchably coupled to one of a plurality of local digit line segments at a time. A sense circuit coupled to a global digit line segment can be switched to sense memory cells coupled to one of the plurality of local digit lines at a first time and memory cells coupled to a second one of the plurality of local digit lines at a second time. Neither the global digit line segments nor the local digit line segments extend through the entire memory array.Type: ApplicationFiled: April 19, 2013Publication date: October 23, 2014Applicant: Micron Technology, Inc.Inventors: Sangmin Hwang, Tae H. Kim, Hoyoung Kang
-
Patent number: 8743628Abstract: Described embodiments are directed to line drivers, such as those for providing reduced gate induced drain leakage in a memory array. Corresponding methods of operation of line drivers are also disclosed.Type: GrantFiled: August 8, 2011Date of Patent: June 3, 2014Assignee: Micron Technology, Inc.Inventors: Tae H. Kim, Howard C. Kirsch, Yu-Wen Huang, Mingshiang Wang, Todd A. Merritt