Patents by Inventor Tae S. Kim
Tae S. Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10956646Abstract: In some embodiments, a method includes selecting, a first circuit layout, where the first circuit layout includes a circuit element representation, a design rule, and a target circuit element value. The method further includes receiving a plurality of circuit element values of circuit elements fabricated in each of multiple fabrication facilities using the design rule. The method also includes selecting a fabrication facility and a circuit element value of circuit elements fabricated in the selected fabrication facility using the design rule. Further the method includes determining a circuit element value calculation based on the selected circuit element values, and determining an adjustment value. This adjustment value is further used to customize the design rule. The method then includes generating a second circuit layout comprising the customized design rule, causing the fabrication facility to fabricate a circuit using the second circuit layout.Type: GrantFiled: October 12, 2017Date of Patent: March 23, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tae S. Kim, Gregory B. Shinn
-
Publication number: 20190114383Abstract: In some embodiments, a method includes selecting, a first circuit layout, where the first circuit layout includes a circuit element representation, a design rule, and a target circuit element value. The method further includes receiving a plurality of circuit element values of circuit elements fabricated in each of multiple fabrication facilities using the design rule. The method also includes selecting a fabrication facility and a circuit element value of circuit elements fabricated in the selected fabrication facility using the design rule. Further the method includes determining a circuit element value calculation based on the selected circuit element values, and determining an adjustment value. This adjustment value is further used to customize the design rule. The method then includes generating a second circuit layout comprising the customized design rule, causing the fabrication facility to fabricate a circuit using the second circuit layout.Type: ApplicationFiled: October 12, 2017Publication date: April 18, 2019Inventors: Tae S. KIM, Gregory B. SHINN
-
Patent number: 10249621Abstract: A method of limiting plasma charging damage on ICs. A die includes gate stacks on active areas defined by a field dielectric. A pre-metal dielectric (PMD) layer is over the gate electrode. A contact masking material pattern is defined on the PMD layer including first contact defining features for forming active contacts and second contact defining features for forming dummy contacts (DC's) including over active areas and gate electrodes. Contacts are etched through the PMD layer using the contact masking material pattern to form active contacts and DC's. A patterned metal 1 (M1) layer is formed including first M1 portions over the active contacts and dummy M1 portions over the DC's. Metallization processing follows including forming interconnects so that the active contacts are connected to MOS transistors on the IC, and the DC's are not electrically connected to the MOS transistors.Type: GrantFiled: December 15, 2016Date of Patent: April 2, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Mark Robert Visokay, Tae S. Kim, Mahalingam Nandakumar, Eric D. Rullan, Gregory B. Shinn
-
Publication number: 20180175023Abstract: A method of limiting plasma charging damage on ICs. A die includes gate stacks on active areas defined by a field dielectric. A pre-metal dielectric (PMD) layer is over the gate electrode. A contact masking material pattern is defined on the PMD layer including first contact defining features for forming active contacts and second contact defining features for forming dummy contacts (DC's) including over active areas and gate electrodes. Contacts are etched through the PMD layer using the contact masking material pattern to form active contacts and DC's. A patterned metal 1 (M1) layer is formed including first M1 portions over the active contacts and dummy M1 portions over the DC's. Metallization processing follows including forming interconnects so that the active contacts are connected to MOS transistors on the IC, and the DC's are not electrically connected to the MOS transistors.Type: ApplicationFiled: December 15, 2016Publication date: June 21, 2018Inventors: MARK ROBERT VISOKAY, TAE S. KIM, MAHALINGAM NANDAKUMAR, ERIC D. RULLAN, GREGORY B. SHINN
-
Patent number: 8514919Abstract: Systems and other embodiments associated with synthetic instrumentation are presented. A reconfigurable synthetic instrumentation unit comprises an input module, with dual input/output ports and conditioning logic to condition an input signal. An RF down converter selectively down converts the conditioned input signal. A sampled RF down converter selectively samples the conditioned input signal. A pair of narrowband A/D converters are configured to convert one of the conditioned signal, the down converted signal and the sampled signal to produce a narrowband digital signal. A pair of broadband A/D converters convert at least one of the conditioned signal, the down converted signal and the sampled signal to produce a broadband digital signal. Signal processing logic selectively performs digital signal processing on the broadband digital signal or the narrow band digital signal.Type: GrantFiled: August 25, 2010Date of Patent: August 20, 2013Assignee: BAE Systems National Security Solutions Inc.Inventors: Anthony J. Estrada, Dana C. Ford, Tae S. Kim, Robert W. Lowdermilk, Dragan Vuletic
-
Publication number: 20120020397Abstract: Systems and other embodiments associated with synthetic instrumentation are presented. A reconfigurable synthetic instrumentation unit comprises an input module, with dual input/output ports and conditioning logic to condition an input signal. An RF down converter selectively down converts the conditioned input signal. A sampled RF down converter selectively samples the conditioned input signal. A pair of narrowband A/D converters are configured to convert one of the conditioned signal, the down converted signal and the sampled signal to produce a narrowband digital signal. A pair of broadband A/D converters convert at least one of the conditioned signal, the down converted signal and the sampled signal to produce a broadband digital signal. Signal processing logic selectively performs digital signal processing on the broadband digital signal or the narrow band digital signal.Type: ApplicationFiled: August 25, 2010Publication date: January 26, 2012Applicant: BAE SYSTEMS NATIONAL SECURITY SOLUTIONS INC.Inventors: Anthony J. Estrada, Dana C. Ford, Tae S. Kim, Robert W. Lowdermilk, Dragan Vuletic
-
Publication number: 20110114597Abstract: Disclosed is a method of fabricating an integrated circuit comprising patterning a dielectric layer to form a hole having a sidewall and a bottom. The hole can expose an underlying material of an electrically conducting material. The method also includes exposing the sidewall and the exposed underlying material to a plasma etch, depositing a barrier layer on the bottom and the sidewall of the hole after the plasma etch clean, forming a counter-sunk cone in the underlying material by etching through the barrier layer at the bottom of the hole into the conducting metal underneath, flash depositing a thin layer of the barrier material into the hole, and finally depositing a metal seed layer in the hole covering the sidewalls and the bottom of the hole including the cone at the bottom. The hole is finally filled by depositing a metal layer in the hole.Type: ApplicationFiled: July 12, 2010Publication date: May 19, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Alfred J. Griffin, JR., Edmund Burke, Asad M. Haider, Kelly J. Taylor, Tae S. Kim
-
Patent number: 7732324Abstract: One aspect of the invention provides a method of forming a semiconductor device (100). One aspect includes forming transistors (120, 125) on a semiconductor substrate (105), forming a first interlevel dielectric layer (165) over the transistors (120, 125), and forming metal interconnects (170, 175) within the first interlevel dielectric layer (165). A carbon-containing gas is used to form a silicon carbon nitride (SiCN) layer (180) over the metal interconnects (170, 175) and the first interlevel dielectric layer (165) within a deposition tool. An adhesion layer (185) is formed on the SiCN layer (180), within the deposition tool, by discontinuing a flow of the carbon-containing gas within the deposition chamber. A second interlevel dielectric layer (190) is formed over the adhesion layer (185).Type: GrantFiled: December 20, 2007Date of Patent: June 8, 2010Assignee: Texas Instruments IncorporatedInventors: Ju-Ai Ruan, Sameer K. Ajmera, Changming Jin, Anand J. Reddy, Tae S. Kim
-
Publication number: 20090160059Abstract: One aspect of the invention provides a method of forming a semiconductor device (100). One aspect includes forming transistors (120, 125) on a semiconductor substrate (105), forming a first interlevel dielectric layer (165) over the transistors (120, 125), and forming metal interconnects (170, 175) within the first interlevel dielectric layer (165). A carbon-containing gas is used to form a silicon carbon nitride (SiCN) layer (180) over the metal interconnects (170, 175) and the first interlevel dielectric layer (165) within a deposition tool. An adhesion layer (185) is formed on the SiCN layer (180), within the deposition tool, by discontinuing a flow of the carbon-containing gas within the deposition chamber. A second interlevel dielectric layer (190) is formed over the adhesion layer (185).Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Applicant: Texas Instruments IncorporatedInventors: Ju-Ai Ruan, Sameer K. Ajmera, Changming Jin, Anand J. Reddy, Tae S. Kim
-
Publication number: 20090085120Abstract: Fabrication of interconnects in integrated circuits (ICs) use low-k dielectric materials, nitrogen containing dielectric materials, copper metal lines, dual damascene processing and amplified photoresists to build features smaller than 100 nm. Regions of an IC with low via density are subject to nitrogen diffusion from nitrogen containing dielectric materials into low-k dielectric material, and subsequent interference with forming patterns in amplified photoresists, a phenomenon known as resist poisoning, which results in defective interconnects. Attempts to solve this problem cause lower IC circuit performance or higher fabrication process cost and complexity. This invention comprises a dummy via and a method of placing dummy vias in a manner that reduces resist poisoning without impairing circuit performance or increasing fabrication process cost or complexity.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Zhijian Lu, Tae S. Kim
-
Patent number: 7423344Abstract: A method of forming a film stack in an integrated circuit, said method comprising depositing a layer of silicon carbide adjacent a first layer of dielectric material, depositing a layer of silicon nitride adjacent the layer of silicon carbide, and depositing a second layer of dielectric material adjacent the layer of silicon nitride.Type: GrantFiled: February 26, 2007Date of Patent: September 9, 2008Assignee: Texas Instruments IncorporatedInventors: Tae S. Kim, Jin Zhao, Nathan J. Kruse, August J. Fischer, Ralf B. Willecke
-
Publication number: 20080153282Abstract: Provided is a method for manufacturing an interconnect. The method for manufacturing the interconnect, in one embodiment, includes forming a first metal feature over or within a substrate, the first metal feature having an exposed surface. The method for manufacturing the interconnect may additionally include cleaning the exposed surface using a reactive system with a reducing agent, and subjecting the exposed surface to a plasma etch. The method for manufacturing the interconnect may further include contacting the first metal feature with a second metal feature.Type: ApplicationFiled: December 21, 2006Publication date: June 26, 2008Applicant: Texas Instruments, IncorporatedInventors: Manoj K. Jain, Tae S. Kim, Stephan Grunow
-
Patent number: 7199047Abstract: A method of forming a film stack in an integrated circuit, said method comprising depositing a layer of silicon carbide adjacent a first layer of dielectric material, depositing a layer of silicon nitride adjacent the layer of silicon carbide, and depositing a second layer of dielectric material adjacent the layer of silicon nitride.Type: GrantFiled: May 28, 2004Date of Patent: April 3, 2007Assignee: Texas Instruments IncorporatedInventors: Tae S. Kim, Jin Zhao, Nathan J. Kruse, August J. Fischer, Ralf B. Willecke
-
Patent number: 6509574Abstract: An optocoupler structure comprising a semiconductor chip having an integrated circuit and an optically transparent, electrically insulating layer having first and second surfaces; an organic diode integral with said first surface, said diode operable to emit electromagnetic radiation; and said circuit including a radiation-sensitive semiconductor device integral with said second surface, electrically isolated from said diode, and positioned in the path of said radiation.Type: GrantFiled: December 4, 2000Date of Patent: January 21, 2003Assignee: Texas Instruments IncorporatedInventors: Han-Tzong Yuan, Tae S. Kim, Simon J. Jacobs, Francis G. Celii
-
Patent number: 6506616Abstract: A method of photolithographically patterning an organic semiconductor device, comprising the steps of protecting the organic layer of the device by depositing a metal layer thereon, depositing and patterning a photoresist layer on said metal layer, and selectively etching the exposed areas to pattern said metal layer and said organic layer. Specifically, the disclosed method provides the photolithographic fabrication of organic light emitting diodes (OLEDs) and organic lasers diodes (OLDs).Type: GrantFiled: November 16, 2000Date of Patent: January 14, 2003Assignee: Texas Instruments IncorporatedInventors: Tae S. Kim, Francis G. Celii, Simon J. Jacobs
-
Patent number: 6409828Abstract: A method and apparatus are disclosed for achieving a desired thickness profile in a semiconductor device (44) using a flow-flange reactor (10), by adjusting input flow ratios in the flow-flange (12) of the reactor (10). A target thickness profile is established. A first set of optimum input flow ratios are then determined in response to the target thickness profile, based upon a first plurality of sample thickness profiles and a first plurality of sets of sample input flow ratios, wherein each of the sample thickness profiles corresponds to one of the first plurality of sets of sample input flow ratios. The input flow ratios of the reactor (10) are then adjusted in response to the first optimum set of input flow ratios.Type: GrantFiled: September 12, 1995Date of Patent: June 25, 2002Assignee: Texas Instruments IncorporatedInventor: Tae S. Kim
-
Publication number: 20020066904Abstract: A solid-state relay is created by a power-switching device embedded in a semiconductor wafer which includes an optically transparent, electrically insulating surface, an organic light-emitting diode (OLED) formed on that surface, and a light-absorbing device integrated with the power-switching device, electrically isolated from the diode, and positioned in the path of the emitted light.Type: ApplicationFiled: December 4, 2000Publication date: June 6, 2002Inventors: Han-Tzong Yuan, Tae S. Kim, Francis G. Celii, Simon J. Jacobs
-
Publication number: 20020027206Abstract: An optocoupler structure comprising a semiconductor chip having an integrated circuit and an optically transparent, electrically insulating layer having first and second surfaces; an organic diode integral with said first surface, said diode operable to emit electromagnetic radiation; and said circuit including a radiation-sensitive semiconductor device integral with said second surface, electrically isolated from said diode, and positioned in the path of said radiation.Type: ApplicationFiled: December 4, 2000Publication date: March 7, 2002Inventors: Han-Tzong Yuan, Tae S. Kim, Simon J. Jacobs, Francis G. Celii
-
Patent number: 6008519Abstract: A vertical transistor (70) comprising a first semiconductor layer (14) of a first conductive type. A gate structure (32) of a second conductive type disposed on the first semiconductor layer (14). The gate structure (32) may include a plurality of gates (38) separated by channels (40). A second semiconductor layer (50) of the first conductive type may be disposed over the gate structure (32) and in the channels (40). An arresting element (36) may be disposed between and upper surface of the gates (38) and the second semiconductor layer (50). A void (52) may be formed in the second semiconductor layer (50) over the gate (38).Type: GrantFiled: December 15, 1997Date of Patent: December 28, 1999Assignee: Texas Instruments IncorporatedInventors: Han-Tzong Yuan, Donald L. Plumpton, Jau-Yuann Yang, Tae S. Kim
-
Patent number: 5756375Abstract: Molecular beam epitaxy (202) with growing layer thickness and doping control (206) by feedback of sensor signals such as spectrosceopic ellipsometer signals based on a process model. Examples include III-V compound structures with multiple AlAs, InGaAs, and InAs layers as used in resonant tunneling diodes and hetrojunction bipolar transistors with doped and undoped GaAs layers, AlGaAs and InGaAs.Type: GrantFiled: June 14, 1996Date of Patent: May 26, 1998Assignee: Texas Instruments IncorporatedInventors: Francis G. Celii, Walter M. Duncan, Tae S. Kim