Patents by Inventor Tae-Kyeong Ko
Tae-Kyeong Ko has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240177746Abstract: A semiconductor memory system includes a memory device including plural banks, and a memory controller that generates an offset address for a first bank among the plural banks and a command indicating the offset address, based on a first request. The memory device generates a first address by adding the offset address to a base address for the first bank, according to the command, and performs a memory operation on the first address of the first bank according to the command.Type: ApplicationFiled: June 13, 2023Publication date: May 30, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chinam Kim, Tae-Kyeong Ko, Cholmin Kim
-
Publication number: 20230112776Abstract: An operation method of a memory controller, which is configured to control a memory module including a plurality of memory devices and at least one error correction code (ECC) device, is provided. The method includes reading a data set including user data stored in the plurality of memory devices and ECC data stored in the at least one ECC device, based on a read command and a first address, and writing uncorrectable data in a memory area, which is included in each of the plurality of memory devices and the at least one ECC device and corresponds to the first address, when an error of the user data is not corrected based on the ECC data.Type: ApplicationFiled: August 16, 2022Publication date: April 13, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dae-Jeong KIM, Tae-Kyeong KO, Nam Hyung KIM, Do-Han KIM, Deokho SEO, Ho-Young LEE, Insu CHOI
-
Publication number: 20230106073Abstract: An electronic device includes a graphic processor and a memory device. The graphic processor includes an artificial neural network engine that makes an object recognition model learn by using learning data and weights to provide a learned object recognition model. The memory device, divides a feature vector into a first sub feature vector and a second feature vector, and performs a first calculation to apply the second sub feature vector and the weights to the learned object recognition model to provide a second object recognition result. The artificial neural network engine performs a second calculation to apply the first sub feature vector and the weights to the learned object recognition model to provide a first object recognition result and provides the first object recognition result to the memory device. The second calculation is performed in parallel with the first calculation.Type: ApplicationFiled: December 5, 2022Publication date: April 6, 2023Inventors: Chol-Min KIM, Tae-Kyeong KO, Ji-Yong LEE, Deok-Ho SEO
-
Patent number: 11521374Abstract: An electronic device includes a graphic processor and a memory device. The graphic processor includes an artificial neural network engine that makes an object recognition model learn by using learning data and weights to provide a learned object recognition model. The memory device divides a feature vector into a first sub feature vector and a second feature vector, and performs a first calculation to apply the second sub feature vector and the weights to the learned object recognition model to provide a second object recognition result. The artificial neural network engine performs a second calculation to apply the first sub feature vector and the weights to the learned object recognition model to provide a first object recognition result and provides the first object recognition result to the memory device. The second calculation is performed in parallel with the first calculation.Type: GrantFiled: March 1, 2021Date of Patent: December 6, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Chol-Min Kim, Tae-Kyeong Ko, Ji-Yong Lee, Deok-Ho Seo
-
Patent number: 11210208Abstract: A memory system includes a nonvolatile memory module and a first controller configured to control the nonvolatile memory module. The nonvolatile memory module includes a volatile memory device, a nonvolatile memory device, and a second controller configured to control the volatile memory device and the nonvolatile memory device. The first controller may be configured to transmit a read request to the second controller. When, during a read operation according to the read request, normal data is not received from the nonvolatile memory device, the first controller may perform one or more retransmits of the read request to the second controller without a limitation on a number of times that the first controller performs the one or more retransmits of the read request.Type: GrantFiled: October 17, 2018Date of Patent: December 28, 2021Inventors: Dae-Jeong Kim, Jiseok Kang, Tae-Kyeong Ko, Sung-Joon Kim, Wooseop Kim, Chanik Park, Wonjae Shin, Yongjun Yu, Insu Choi
-
Patent number: 11157342Abstract: A memory system includes a processor that includes cores and a memory controller, and a first semiconductor memory module that communicates with the memory controller. The cores receive a call to perform a first exception handling in response to detection of a first error when the memory controller reads first data from the first semiconductor memory module. A first monarchy core of the cores performs the first exception handling and the remaining cores of the cores return to remaining operations previously performed.Type: GrantFiled: October 18, 2018Date of Patent: October 26, 2021Inventors: Wonjae Shin, Tae-Kyeong Ko, Dae-Jeong Kim, Sung-Joon Kim, Wooseop Kim, Chanik Park, Yongjun Yu, Insu Choi, Hui-Chung Byun, JongYoung Lee
-
Publication number: 20210192248Abstract: An electronic device includes a graphic processor and a memory device. The graphic processor includes an artificial neural network engine that makes an object recognition model learn by using learning data and weights to provide a learned object recognition model. The memory device divides a feature vector into a first sub feature vector and a second feature vector, and performs a first calculation to apply the second sub feature vector and the weights to the learned object recognition model to provide a second object recognition result. The artificial neural network engine performs a second calculation to apply the first sub feature vector and the weights to the learned object recognition model to provide a first object recognition result and provides the first object recognition result to the memory device. The second calculation is performed in parallel with the first calculation.Type: ApplicationFiled: March 1, 2021Publication date: June 24, 2021Inventors: Chol-Min KIM, Tae-Kyeong KO, Ji-Yong LEE, Deok-Ho SEO
-
Patent number: 11023396Abstract: A memory system includes a nonvolatile memory electrically connected to a data bus, a DRAM electrically connected to the data bus, and a memory controller configured to drive the DRAM as a cache memory and the nonvolatile memory as a main memory and to synchronize data of a cache line with data of the nonvolatile memory in units of cache units based on a dirty flag. The DRAM is configured to load data of the cache line that caches data stored in the nonvolatile memory and to store the dirty flag, which indicates whether a cache unit is dirty, in units of cache units, where a size of each cache unit is smaller than a size of the cache line.Type: GrantFiled: July 23, 2019Date of Patent: June 1, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sungup Moon, Tae-Kyeong Ko, Do-Han Kim, Jongmin Park, Kyoyeon Won
-
Patent number: 10936891Abstract: An electronic device includes a graphic processor and a memory device. The graphic processor includes an artificial neural network engine that makes an object recognition model learn by using learning data and weights to provide a learned object recognition model. The memory device, divides a feature vector into a first sub feature vector and a second feature vector, and performs a first calculation to apply the second sub feature vector and the weights to the learned object recognition model to provide a second object recognition result. The artificial neural network engine performs a second calculation to apply the first sub feature vector and the weights to the learned object recognition model to provide a first object recognition result and provides the first object recognition result to the memory device. The second calculation is performed in parallel with the first calculation.Type: GrantFiled: March 7, 2019Date of Patent: March 2, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Chol-Min Kim, Tae-Kyeong Ko, Ji-Yong Lee, Deok-Ho Seo
-
Patent number: 10884655Abstract: A storage module includes a dynamic random access memory (DRAM) device, a nonvolatile memory device, and a high-speed buffer memory. An method of operating the storage module includes copying target data stored in the nonvolatile memory device to the high-speed buffer memory in response to an external device entering a page fault mode, receiving a first refresh command from the external device, and, in response to the first refresh command, performing a first refresh operation associated with the DRAM device and moving the target data copied to the high-speed buffer memory to the DRAM device during a first refresh reference time.Type: GrantFiled: April 17, 2019Date of Patent: January 5, 2021Inventors: Minsu Kim, Tae-Kyeong Ko, Dae-Jeong Kim, Do-Han Kim, Sung-Joon Kim, Wonjae Shin, Kwanghee Lee, Changmin Lee, Insu Choi
-
Publication number: 20200133565Abstract: A storage module includes a dynamic random access memory (DRAM) device, a nonvolatile memory device, and a high-speed buffer memory. An method of operating the storage module includes copying target data stored in the nonvolatile memory device to the high-speed buffer memory in response to an external device entering a page fault mode, receiving a first refresh command from the external device, and, in response to the first refresh command, performing a first refresh operation associated with the DRAM device and moving the target data copied to the high-speed buffer memory to the DRAM device during a first refresh reference time.Type: ApplicationFiled: April 17, 2019Publication date: April 30, 2020Inventors: Minsu Kim, Tae-Kyeong Ko, Dae-Jeong Kim, Do-Han Kim, Sung-Joon Kim, Wonjae Shin, Kwanghee Lee, Changmin Lee, Insu Choi
-
Publication number: 20200074202Abstract: An electronic device includes a graphic processor and a memory device. The graphic processor includes an artificial neural network engine that makes an object recognition model learn by using learning data and weights to provide a learned object recognition model. The memory device, divides a feature vector into a first sub feature vector and a second feature vector, and performs a first calculation to apply the second sub feature vector and the weights to the learned object recognition model to provide a second object recognition result. The artificial neural network engine performs a second calculation to apply the first sub feature vector and the weights to the learned object recognition model to provide a first object recognition result and provides the first object recognition result to the memory device. The second calculation is performed in parallel with the first calculation.Type: ApplicationFiled: March 7, 2019Publication date: March 5, 2020Inventors: Chol-Min KIM, Tae-Kyeong KO, Ji-Yong LEE, Deok-Ho SEO
-
Publication number: 20190347224Abstract: A memory system includes a nonvolatile memory electrically connected to a data bus, a DRAM electrically connected to the data bus, and a memory controller configured to drive the DRAM as a cache memory and the nonvolatile memory as a main memory and to synchronize data of a cache line with data of the nonvolatile memory in units of cache units based on a dirty flag. The DRAM is configured to load data of the cache line that caches data stored in the nonvolatile memory and to store the dirty flag, which indicates whether a cache unit is dirty, in units of cache units, where a size of each cache unit is smaller than a size of the cache line.Type: ApplicationFiled: July 23, 2019Publication date: November 14, 2019Inventors: SUNGUP MOON, Tae-Kyeong Ko, Do-Han Kim, Jongmin Park, Kyoyeon Won
-
Publication number: 20190310905Abstract: A memory system includes a processor that includes cores and a memory controller, and a first semiconductor memory module that communicates with the memory controller. The cores receive a call to perform a first exception handling in response to detection of a first error when the memory controller reads first data from the first semiconductor memory module. A first monarchy core of the cores performs the first exception handling and the remaining cores of the cores return to remaining operations previously performed.Type: ApplicationFiled: October 18, 2018Publication date: October 10, 2019Inventors: Wonjae Shin, Tae-Kyeong KO, Dae-Jeong KIM, Sung-Joon KIM, Wooseop KIM, Chanik PARK, Yongjun YU, lnsu CHOI, Hui-Chung BYUN, JongYoung LEE
-
Publication number: 20190303282Abstract: A memory system includes a nonvolatile memory module and a first controller configured to control the nonvolatile memory module. The nonvolatile memory module includes a volatile memory device, a nonvolatile memory device, and a second controller configured to control the volatile memory device and the nonvolatile memory device. The first controller may be configured to transmit a read request to the second controller. When, during a read operation according to the read request, normal data is not received from the nonvolatile memory device, the first controller may perform one or more retransmits of the read request to the second controller without a limitation on a number of times that the first controller performs the one or more retransmits of the read request.Type: ApplicationFiled: October 17, 2018Publication date: October 3, 2019Inventors: Dae-Jeong KIM, Jiseok KANG, Tae-Kyeong KO, Sung-Joon KIM, Wooseop KIM, Chanik PARK, Wonjae SHIN, Yongjun YU, Insu CHOI
-
Patent number: 10366021Abstract: A memory system includes a nonvolatile memory electrically connected to a data bus, a DRAM electrically connected to the data bus, and a memory controller configured to drive the DRAM as a cache memory and the nonvolatile memory as a main memory and to synchronize data of a cache line with data of the nonvolatile memory in units of cache units based on a dirty flag. The DRAM is configured to load data of the cache line that caches data stored in the nonvolatile memory and to store the dirty flag, which indicates whether a cache unit is dirty, in units of cache units, where a size of each cache unit is smaller than a size of the cache line.Type: GrantFiled: December 23, 2016Date of Patent: July 30, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sungup Moon, Tae-Kyeong Ko, Do-Han Kim, Jongmin Park, Kyoyeon Won
-
Patent number: 9934830Abstract: In a memory module including a memory device and a filter, the memory device operates with a clock of a reference frequency. The filter receives a multiplexed signal from a host and filters a signal of a frequency band from the multiplexed signal. The frequency band includes the reference frequency and the signal of the frequency band is provided to the memory device.Type: GrantFiled: October 20, 2016Date of Patent: April 3, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jongmin Park, Tae-Kyeong Ko, Do-Han Kim, Sungup Moon, Kyoyeon Won
-
Publication number: 20170192888Abstract: A memory system includes a nonvolatile memory electrically connected to a data bus, a DRAM electrically connected to the data bus, and a memory controller configured to drive the DRAM as a cache memory and the nonvolatile memory as a main memory and to synchronize data of a cache line with data of the nonvolatile memory in units of cache units based on a dirty flag. The DRAM is configured to load data of the cache line that caches data stored in the nonvolatile memory and to store the dirty flag, which indicates whether a cache unit is dirty, in units of cache units, where a size of each cache unit is smaller than a size of the cache line.Type: ApplicationFiled: December 23, 2016Publication date: July 6, 2017Inventors: SUNGUP MOON, TAE-KYEONG KO, DO-HAN KIM, JONGMIN PARK, KYOYEON WON
-
Publication number: 20170140798Abstract: In a memory module including a memory device and a filter, the memory device operates with a clock of a reference frequency. The filter receives a multiplexed signal from a host and filters a signal of a frequency band from the multiplexed signal. The frequency band includes the reference frequency and the signal of the frequency band is provided to the memory device.Type: ApplicationFiled: October 20, 2016Publication date: May 18, 2017Inventors: JONGMIN PARK, TAE-KYEONG KO, DO-HAN KIM, SUNGUP MOON, KYOYEON WON
-
Patent number: 9037783Abstract: A non-volatile memory device having respective parallel queues is disclosed. The non-volatile memory device includes a plurality of concurrently addressable units. The non-volatile memory device has respective queues for the concurrently addressable units, and transfers a second command to respective queues for the remaining concurrently addressable units while a first command is executed in a part of the concurrently addressable units, and executes a second command in the remaining concurrently addressable units. Accordingly, non-volatile memory device may concurrently access the concurrently addressable units in parallel, and may have high speed.Type: GrantFiled: December 13, 2012Date of Patent: May 19, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Wan Koh, Tae-Kyeong Ko