Patents by Inventor Tai-An Lin
Tai-An Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137456Abstract: An optical sensor including a pixel matrix and an opaque layer is provided. The pixel matrix includes a plurality of unblocked pixels, a first pixel and a second pixel, which is arranged at a side of the first pixel in a row direction of the pixel matrix. The opaque layer covers upon a first region, which is a part of the first pixel, and upon a second region, which is a part of the second pixel, but does not cover upon the unblocked pixels, wherein the first region and the second region are symmetrically arranged in the row direction, and uncovered regions of the first pixel and the second pixel are arranged to be larger at a pixel edge than at a pixel center in a column direction of the pixel matrix.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Inventors: JUNG-TAI LIN, EN-FENG HSU
-
Patent number: 11966077Abstract: A light emission apparatus includes a laser diode configured to emit a light; a laser driver electrically coupled to the laser diode, the laser driver being configured to drive the laser diode to generate the light; and an optical module arranged to receive the light emitted by the laser diode, the optical module comprising at least one optical element and being configured to adjust the light and emits a transmitting light; wherein the transmitting light emits from the optical module with an illumination angle and the optical module adjusts the light to vary the illumination angle.Type: GrantFiled: July 8, 2019Date of Patent: April 23, 2024Assignee: Artilux, Inc.Inventors: Yun-Chung Na, Chien-Lung Chen, Chieh-Ting Lin, Yu-Yi Hsu, Hui-Wen Chen, Bo-Jiun Chen, Shih-Tai Chuang
-
Patent number: 11961738Abstract: In a method of forming a pattern, a first pattern is formed over an underlying layer, the first pattern including main patterns and a lateral protrusion having a thickness of less than 25% of a thickness of the main patterns, a hard mask layer is formed over the first pattern, a planarization operation is performed to expose the first pattern without exposing the lateral protrusion, a hard mask pattern is formed by removing the first pattern while the lateral protrusion being covered by the hard mask layer, and the underlying layer is patterned using the hard mask pattern as an etching mask.Type: GrantFiled: February 12, 2021Date of Patent: April 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Ta Chen, Hua-Tai Lin, Han-Wei Wu, Jiann-Yuan Huang
-
Publication number: 20240105518Abstract: A first group of semiconductor fins are over a first region of a substrate, the substrate includes a first stepped profile between two of the first group of semiconductor fins, and the first stepped profile comprises a first lower step, two first upper steps, and two first step rises extending from opposite sides of the first lower step to the first upper steps. A second group of semiconductor fins are over a second region of the substrate, the substrate includes a second stepped profile between two of the second group of semiconductor fins, and the second stepped profile comprises a second lower step, two second upper steps, and two second step rises extending from opposite sides of the second lower step to the second upper steps, in which the second upper steps are wider than the first upper steps in the cross-sectional view.Type: ApplicationFiled: January 11, 2023Publication date: March 28, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Ta CHEN, Han-Wei WU, Yuan-Hsiang LUNG, Hua-Tai LIN
-
Publication number: 20240094282Abstract: A circuit test structure includes a chip including a conductive line which traces a perimeter of the chip. The circuit test structure further includes an interposer electrically connected to the chip, wherein the conductive line is over both the chip and the interposer. The circuit test structure further includes a test structure connected to the conductive line. The circuit test structure further includes a testing site, wherein the test structure is configured to electrically connect the testing site to the conductive line.Type: ApplicationFiled: November 22, 2023Publication date: March 21, 2024Inventors: Ching-Fang CHEN, Hsiang-Tai LU, Chih-Hsien LIN
-
Publication number: 20240088124Abstract: A semiconductor structure, comprising a redistribution layer (RDL) including a dielectric layer and a conductive trace within the dielectric layer; a first conductive member disposed over the RDL and electrically connected with the conductive trace; a second conductive member disposed over the RDL and electrically connected with the conductive trace; a first die disposed over the RDL; a second die disposed over the first die, the first conductive member and the second conductive member; and a connector disposed between the second die and the second conductive member to electrically connect the second die with the conductive trace, wherein the first conductive member is electrically isolated from the second die.Type: ApplicationFiled: November 24, 2023Publication date: March 14, 2024Inventors: HSIANG-TAI LU, SHUO-MAO CHEN, MILL-JER WANG, FENG-CHENG HSU, CHAO-HSIANG YANG, SHIN-PUU JENG, CHENG-YI HONG, CHIH-HSIEN LIN, DAI-JANG CHEN, CHEN-HUA LIN
-
Publication number: 20240085803Abstract: Photolithography overlay errors are a source of patterning defects, which contribute to low wafer yield. An interconnect formation process that employs a patterning photolithography/etch process with self-aligned interconnects is disclosed herein. The interconnection formation process, among other things, improves a photolithography overlay (OVL) margin since alignment is accomplished on a wider pattern. In addition, the patterning photolithography/etch process supports multi-metal gap fill and low-k dielectric formation with voids.Type: ApplicationFiled: November 20, 2023Publication date: March 14, 2024Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tai-I Yang, Wei-Chen Chu, Hsiang-Wei Liu, Shau-Lin Shue, Li-Lin Su, Yung-Hsu Wu
-
Patent number: 11927312Abstract: The disclosure provides an electronic device, including a circuit board, multiple semiconductor components, a first light reflecting structure, and a second light reflecting structure. The circuit board includes a substrate, and the substrate may have a first surface and at least one side surface. The multiple semiconductor components are disposed on the first surface. The first light reflecting structure is disposed on the first surface. The second light reflecting structure is disposed on the first surface and the at least one side surface.Type: GrantFiled: April 18, 2022Date of Patent: March 12, 2024Assignee: Innolux CorporationInventors: Chin-Chia Huang, Chieh-Ying Chen, Jia-Huei Lin, Chin-Tai Hsu, Tzu-Chien Huang, Fu-Sheng Tsai
-
Publication number: 20240075042Abstract: The present disclosure relates to methods of treating or preventing cancer (e.g., advanced solid cancer) using Compound No. 1 or Compound No. 2: or a pharmaceutically acceptable salt thereof. The present disclosure also relates to pharmaceutical compositions and pharmaceutical kits suitable for the treatment or prevention.Type: ApplicationFiled: November 2, 2021Publication date: March 7, 2024Inventors: Elizabeth BUCK, Matthew O'CONNOR, Darlene ROMASHKO, Tai-An LIN, Alexander FLOHR, Luca ARISTA, Iwona WRONA, Matthew LUCAS, Chris ROBERTS, Giorgio OTTAVIANI, Sherri SMITH, Nigel WATERS
-
Patent number: 11917322Abstract: An optical module including a light source and an optical sensor is provided. The optical sensor includes a pixel matrix and an opaque layer. The pixel matrix includes a plurality of unblocked pixels, a plurality of first pixels and a plurality of second pixels. The opaque layer covers upon a first region, which is a part of each first pixel, and upon a second region, which is a part of each second pixel, but does not cover upon the unblocked pixels, wherein the first region and the second region are symmetrically arranged in a first direction, and uncovered regions of the first pixels and the second pixels are arranged to be larger at a pixel edge than at a pixel center.Type: GrantFiled: July 8, 2022Date of Patent: February 27, 2024Assignee: PIXART IMAGING INC.Inventors: Jung-Tai Lin, En-Feng Hsu
-
Patent number: 11908939Abstract: A fin-type field-effect transistor (FinFET) device includes a plurality of fins formed over a substrate. The semiconductor device further includes a dielectric layer filled in a space between each fin and over a first portion of the plurality of fins and a dielectric trench formed in the dielectric layer. The dielectric trench has a vertical profile. The semiconductor device further includes a second portion of the plurality of fins recessed and exposed in the dielectric trench. The second portion of the plurality of fins have a rounded-convex-shape top profile.Type: GrantFiled: August 16, 2021Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia Tai Lin, Yih-Ann Lin, An-Shen Chang, Ryan Chen, Chao-Cheng Chen
-
Publication number: 20240033512Abstract: An external neurostimulator includes a housing including a base housing and a top housing, a power source, a pulse generator, and a first and second series of spring-loaded pins electrically coupled to the pulse generator. The top housing includes a central portion, a first side door hingedly coupled to a first side of the central portion, and a second side door hingedly coupled to a second side of the central portion. Each of the first side door and the second side door include a channel formed thereon that is configured to directly receive a proximal end portion of an implantable lead. Each channel includes a series of longitudinally spaced-apart openings formed on the first side door and the second side door, respectively. The first and second series of spring-loaded pins extend through the series of longitudinally spaced-apart openings of the channel on the first and second side doors, respectively.Type: ApplicationFiled: March 25, 2022Publication date: February 1, 2024Inventors: Apratim DIXIT, Ivan TZVETANOV, Cameron KARAMIAN, Ivan Wei Tai LIN
-
Publication number: 20240030073Abstract: In a method of patterning an integrated circuit, test layer thickness variation data is received when a test layer with a known thickness disposed over a test substrate undergoes tilted angle plasma etching. Overlay offset data per substrate locations caused by the tilted angle plasma etching is determined. The overlay offset data is determined based on the received thickness variation data. The overlay offset data is associated with an overlay between first circuit patterns of a first layer on the semiconductor substrate and corresponding second circuit patterns of a second layer disposed over the first layer on the substrate. A location of the substrate is adjusted based on the overlay offset data during a lithography operation to pattern a resist layer over the second layer. The second layer is patterned based on the projected layout patterns of the reticle and using the tilted angle plasma etching.Type: ApplicationFiled: July 19, 2023Publication date: January 25, 2024Inventors: Wei-De HO, Pei-Sheng Tang, Han-Wei Wu, Yuan-Hsiang Lung, Hua-Tai Lin, Chen-Jung Wang
-
Patent number: 11846881Abstract: A reflective mask includes a substrate, a reflective multilayer disposed on the substrate, a capping layer disposed on the reflective multilayer, a photo catalytic layer disposed on the capping layer, and an absorber layer disposed on the photo catalytic layer and carrying circuit patterns having openings. Part of the photo catalytic layer is exposed at the openings of the absorber layer, and the photo catalytic layer includes one selected from the group consisting of titanium oxide (TiO2), tin oxide (SnO), zinc oxide (ZnO) and cadmium sulfide (CdS).Type: GrantFiled: July 27, 2022Date of Patent: December 19, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Huang Chen, Chi-Yuan Sun, Hua-Tai Lin, Hsin-Chang Lee, Ming-Wei Chen
-
Publication number: 20230402277Abstract: A method includes depositing a dielectric layer over a semiconductor substrate; forming a first photoresist layer over the dielectric layer; patterning the first photoresist layer to form through holes, such that a first portion of the first photoresist layer between a first one and a second one of the through holes has a less height than a second portion of the first photoresist layer between the first one and a third one of the through holes; forming a spacer on the first portion of the first photoresist layer; performing an etching process on the dielectric layer to form via holes while the spacer remains covering the first portion of the first photoresist layer; forming a plurality of metal vias in the via holes.Type: ApplicationFiled: June 12, 2022Publication date: December 14, 2023Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Ta CHEN, Han-Wei WU, Yuan-Hsiang LUNG, Hua-Tai LIN
-
Patent number: 11832897Abstract: A surgical navigation method includes selecting one or more two-dimensional images from a three-dimensional image. The method further includes adjusting a portion of the two-dimensional images along a viewing direction. The method also includes superimposing the portion of the two-dimensional images along the viewing direction to form a two-dimensional superimposed image. The method further incudes guiding movement of a virtual surgical instrument into the two-dimensional superimposed image.Type: GrantFiled: July 30, 2021Date of Patent: December 5, 2023Assignee: Remex Medical Corp.Inventors: Chen-Tai Lin, Shan-Chien Cheng, Ying-Yi Cheng
-
Patent number: 11804410Abstract: A method for evaluation of thin film non-uniform stress using high order wafer warpage, the steps including measuring a net wafer warpage across a wafer area due to thin film deposition, fitting a two dimensional low-order polynomial to the wafer warpage measurements and subtracting the low-order polynomial from the net wafer warpage across the wafer area.Type: GrantFiled: March 5, 2020Date of Patent: October 31, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei-De Ho, Han-Wei Wu, Pei-Sheng Tang, Meng-Jung Lee, Hua-Tai Lin, Szu-Ping Tung, Lan-Hsin Chiang
-
Publication number: 20230298901Abstract: A method for forming a semiconductor structure includes forming a pattern having first and second line features extending in a first direction on a substrate. After depositing a photoresist layer on the substrate to cover the pattern, the photoresist layer is patterned to form a cut pattern including first and second cut features exposing portions of the respective first and second line features. In a top view, at least one of the first and second cut features is asymmetrically arranged with respect to a central axis of a corresponding first or second line feature. At least one angled ion implantation is performed to enlarge the first and second cut features in at least one direction perpendicular to the first direction. The portions of the first and second line features exposed by the respective first and second cut features are then removed.Type: ApplicationFiled: May 30, 2023Publication date: September 21, 2023Inventors: Tzung-Hua LIN, Yi-Ko CHEN, Chia-Chu LIU, Hua-Tai LIN
-
Patent number: 11765071Abstract: A method for facilitating a flow from a sending end to a receiving end by multi-path transmission is introduced. The method is applied to a network controller of a software-defined network. The software-defined network includes a plurality of switches. The switches execute packet forwarding from the sending end to the receiving end. The method includes: executing, by the network controller, operations, so as for a flow from the sending end to reach the receiving end by multi-path transmission using a plurality of network paths, so as to enable the multi-path transmission to be transparent to the sending end and the receiving end. The network controller is, according to the method, configured to facilitate a transmission mechanism for multi-path stochastic switching or a transmission mechanism for multi-path stochastic switching with network coding, so as to enable multi-path transmission of the packets in one single flow and thus enhance transmission performance.Type: GrantFiled: December 13, 2020Date of Patent: September 19, 2023Assignee: NATIONAL TAIPEI UNIVERSITY OF EDUCATIONInventors: Yeong-Sheng Chen, Chih-Heng Ke, Tai-Lin Chin
-
Patent number: D1003197Type: GrantFiled: October 27, 2021Date of Patent: October 31, 2023Assignee: Foxtron Vehicle Technologies Co., Ltd.Inventors: Feng-Shuen Jiang, Wen-Tai Lin, Chia-Yi Cho