Patents by Inventor Takao Kamoshima
Takao Kamoshima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10490445Abstract: When a void is caused in an interlayer insulating film on a semiconductor substrate, the invention prevents short circuit between two or more contact plugs that sandwich the void therebetween via a conductive film buried in the void at the time of formation of the contact plugs. An element isolation region having an upper surface lower than a main surface of the semiconductor substrate is formed inside a trench in the main surface of the semiconductor substrate, so that a void formed immediately above the semiconductor substrate in an active region and a void formed immediately above the element isolation region are divided from each other. In this manner, a conductive film is prevented from being buried in the second void.Type: GrantFiled: August 23, 2017Date of Patent: November 26, 2019Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takao Kamoshima, Kojiro Horita, Shuji Matsuo
-
Publication number: 20190198632Abstract: To provide a semiconductor device capable of preventing short circuit between first and second gate electrodes. The semiconductor device has a semiconductor substrate, gate insulating film, first gate electrode, stacked film, and second gate electrode. The semiconductor substrate has a first surface including a first region and a second region adjacent thereto. The gate insulating film is placed on the semiconductor substrate in the first region. The first gate electrode is placed on the gate insulating film and has a side surface. The stacked film has a first oxide film on the second region and on the side surface of the first gate electrode, a nitride film on the first oxide film, and a second oxide film on the nitride film. The second gate electrode is placed on the stacked film in the second region. The side surface above the second gate electrode includes a protrusion toward the side of the second gate electrode.Type: ApplicationFiled: November 13, 2018Publication date: June 27, 2019Inventors: Takao KAMOSHIMA, Mitsuhiro ONUMA, Hiroaki OSAKA
-
Publication number: 20180090365Abstract: When a void is caused in an interlayer insulating film on a semiconductor substrate, the invention prevents short circuit between two or more contact plugs that sandwich the void therebetween via a conductive film buried in the void at the time of formation of the contact plugs. An element isolation region having an upper surface lower than a main surface of the semiconductor substrate is formed inside a trench in the main surface of the semiconductor substrate, so that a void formed immediately above the semiconductor substrate in an active region and a void formed immediately above the element isolation region are divided from each other. In this manner, a conductive film is prevented from being buried in the second void.Type: ApplicationFiled: August 23, 2017Publication date: March 29, 2018Inventors: Takao KAMOSHIMA, Kojiro HORITA, Shuji MATSUO
-
Publication number: 20130241067Abstract: The production of a crack in an insulating film under an external terminal of a semiconductor device due to external force applied to the external terminal is suppressed or prevented. Over the principal surface of a semiconductor substrate, there are formed multiple wiring layers. In the fifth wiring layer directly under the uppermost wiring layer of the wiring layers, the following measure is taken: a conductor pattern (fifth wiring, dummy wiring, and plug) is not formed directly under the probe contact area of each bonding pad PD in the uppermost wiring layer. In the fifth wiring layer, conductor patterns (fifth wiring, dummy wirings, and plugs) are formed in the areas other than directly under the probe contact area of each bonding pad in the uppermost wiring layer.Type: ApplicationFiled: April 30, 2013Publication date: September 19, 2013Applicant: Renesas Electronics CorporationInventors: Takeshi FURUSAWA, Takao KAMOSHIMA, Masatsugu AMISHIRO
-
Publication number: 20120289032Abstract: The reliability of a semiconductor device having an embedded wire in the lowest layer wire is improved. In a main surface of a semiconductor substrate, MISFETs are formed. Over the main surface, insulating films 10, 11 are formed. In the insulating films 10, 11 a contact hole is formed and a plug is embedded therein. Over the insulating film 11, insulating films 14, 15, 16 are formed. An opening is formed in those insulating films and a wire is embedded therein. The insulating film 15 is an etching stopper film when etching the insulating film 16 to form the opening. The insulating film 11 has a high hygroscopicity and the insulating film 15 has a low moisture resistance. By interposing the insulating film 14 therebetween with a higher density of Si (silicon) atoms than the insulating film 11, an electrically weak interface is prevented from being formed.Type: ApplicationFiled: May 21, 2012Publication date: November 15, 2012Inventors: Takeshi FURUSAWA, Takao KAMOSHIMA, Masatsugu AMISHIRO, Naohito SUZUMURA, Shoichi FUKUI, Masakazu OKADA
-
Patent number: 8203210Abstract: The reliability of a semiconductor device having an embedded wire in the lowest layer wire is improved. In a main surface of a semiconductor substrate, MISFETs are formed and over the main surface, insulating films 10, 11 are formed. In the insulating films 10, 11 a contact hole is formed and a plug is embedded therein. Over the insulating film 11 in which the plug is embedded, insulating films 14, 15, 16 are formed and an opening is formed in the insulating films 14, 15, 16 and a wire is embedded therein. The insulating film 15 is an etching stopper film when etching the insulating film 16 in order to form the opening, containing silicon and carbon. The insulating film 11 has a high hygroscopicity and the insulating film 15 has a low moisture resistance, however, by interposing the insulating film 14 therebetween and making the insulating film 14 have a higher density of the number of Si (silicon) atoms than that of the insulating film 11, an electrically weak interface is prevented from being formed.Type: GrantFiled: September 15, 2010Date of Patent: June 19, 2012Assignee: Renesas Electronics CorporationInventors: Takeshi Furusawa, Takao Kamoshima, Masatsugu Amishiro, Naohito Suzumura, Shoichi Fukui, Masakazu Okada
-
Publication number: 20110001246Abstract: The reliability of a semiconductor device having an embedded wire in the lowest layer wire is improved. In a main surface of a semiconductor substrate, MISFETs are formed and over the main surface, insulating films 10, 11 are formed. In the insulating films 10, 11 a contact hole is formed and a plug is embedded therein. Over the insulating film 11 in which the plug is embedded, insulating films 14, 15, 16 are formed and an opening is formed in the insulating films 14, 15, 16 and a wire is embedded therein. The insulating film 15 is an etching stopper film when etching the insulating film 16 in order to form the opening, containing silicon and carbon. The insulating film 11 has a high hygroscopicity and the insulating film 15 has a low moisture resistance, however, by interposing the insulating film 14 therebetween and making the insulating film 14 have a higher density of the number of Si (silicon) atoms than that of the insulating film 11, an electrically weak interface is prevented from being formed.Type: ApplicationFiled: September 15, 2010Publication date: January 6, 2011Inventors: Takeshi FURUSAWA, Takao Kamoshima, Masatsugu Amishiro, Naohito Suzumura, Shoichi Fukui, Masakazu Okada
-
Publication number: 20100314620Abstract: To suppress or prevent the generation of a crack in an insulating film below an external terminal which could be caused by an external force added to the external terminal of a semiconductor device. A top wiring layer MH of wiring layers formed on a main surface of a silicon substrate has a pad comprising a conductor pattern containing aluminum. On an undersurface of the pad, there are arranged a barrier conductor film formed by laminating, from below, a first barrier conductor film and a second barrier conductor film. Of a fifth wiring layer which is one layer lower than the top wiring layer, in an area overlapping with a probe contact area of the pad in a plane, the conductor pattern is not arranged. Further, the first and second barrier conductor films are the conductor films including titanium and titanium nitride as principal components, respectively. Also, the first barrier conductor film is thicker than the second barrier conductor film.Type: ApplicationFiled: June 5, 2010Publication date: December 16, 2010Inventors: Takeshi FURUSAWA, Takao Kamoshima, Hiroki Takewaka
-
Publication number: 20090184424Abstract: The production of a crack in an insulating film under an external terminal of a semiconductor device due to external force applied to the external terminal is suppressed or prevented. Over the principal surface of a semiconductor substrate, there are formed multiple wiring layers. In the fifth wiring layer directly under the uppermost wiring layer of the wiring layers, the following measure is taken: a conductor pattern (fifth wiring, dummy wiring, and plug) is not formed directly under the probe contact area of each bonding pad PD in the uppermost wiring layer. In the fifth wiring layer, conductor patterns (fifth wiring, dummy wirings, and plugs) are formed in the areas other than directly under the probe contact area of each bonding pad in the uppermost wiring layer.Type: ApplicationFiled: January 8, 2009Publication date: July 23, 2009Inventors: Takeshi Furusawa, Takao Kamoshima, Masatsugu Amishiro
-
Publication number: 20080230847Abstract: The reliability of a semiconductor device having an embedded wire in the lowest layer wire is improved. In a main surface of a semiconductor substrate, MISFETs are formed and over the main surface, insulating films 10, 11 are formed. In the insulating films 10, 11 a contact hole is formed and a plug is embedded therein. Over the insulating film 11 in which the plug is embedded, insulating films 14, 15, 16 are formed and an opening is formed in the insulating films 14, 15, 16 and a wire is embedded therein. The insulating film 15 is an etching stopper film when etching the insulating film 16 in order to form the opening, containing silicon and carbon. The insulating film 11 has a high hygroscopicity and the insulating film 15 has a low moisture resistance, however, by interposing the insulating film 14 therebetween and making the insulating film 14 have a higher density of the number of Si (silicon) atoms than that of the insulating film 11, an electrically weak interface is prevented from being formed.Type: ApplicationFiled: January 14, 2008Publication date: September 25, 2008Inventors: Takeshi Furusawa, Takao Kamoshima, Masatsugu Amishiro, Naohito Suzumura, Shoichi Fukui, Masakazu Okada
-
Publication number: 20070029677Abstract: An interconnection structure includes a lower interconnection layer formed on a substrate and composed of a copper layer, an interlayer insulating layer formed on the lower interconnection layer and having a via reaching the lower interconnection layer, an upper interconnection layer electrically connected to the lower interconnection layer through the via, and composed of a copper layer formed in the interlayer insulating layer, and a barrier metal layer formed between the upper interconnection layer and the interlayer insulating layer. The barrier metal layer has an opening in a bottom portion of the via, and through that opening, the upper interconnection layer comes in direct contact with the lower interconnection layer in the bottom portion of the via. Thus, an interconnection structure suppressing concentration of voids in an interconnection under a via due to stress migration can be attained.Type: ApplicationFiled: July 19, 2006Publication date: February 8, 2007Applicant: RENESAS TECHNOLOGY CORP.Inventors: Takao Kamoshima, Yasuhisa Fujii, Takeshi Masamitsu
-
Publication number: 20040207085Abstract: A method of manufacturing a semiconductor device includes the steps of forming a copper layer by plating, forming a defect trapping film on the copper layer, moving a defect in the copper layer into the defect trapping film by annealing or the like, and removing the defect trapping film. Thereby, a semiconductor device in which concentration of micro-voids in a portion in proximity to a bottom of a via due to stress migration can be restrained and a method of manufacturing the same can be obtained.Type: ApplicationFiled: February 27, 2004Publication date: October 21, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventors: Yasuhisa Fujii, Takao Kamoshima, Takeru Matsuoka
-
Publication number: 20040173905Abstract: An interconnection structure includes a lower interconnection layer formed on a substrate and composed of a copper layer, an interlayer insulating layer formed on the lower interconnection layer and having a via reaching the lower interconnection layer, an upper interconnection layer electrically connected to the lower interconnection layer through the via, and composed of a copper layer formed in the interlayer insulating layer, and a barrier metal layer formed between the upper interconnection layer and the interlayer insulating layer. The barrier metal layer has an opening in a bottom portion of the via, and through that opening, the upper interconnection layer comes in direct contact with the lower interconnection layer in the bottom portion of the via. Thus, an interconnection structure suppressing concentration of voids in an interconnection under a via due to stress migration can be attained.Type: ApplicationFiled: September 9, 2003Publication date: September 9, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventors: Takao Kamoshima, Yasuhisa Fujii, Takeshi Masamitsu
-
Publication number: 20040130033Abstract: A semiconductor device has a substrate 1, a metal wiring 3 formed on the substrate 1 and covered with the films of a high-melting-point metal 2 and 4 immediately above and below and an interlayer insulating film 5 formed by a plasma CVD method so as to cover the metal wiring 3.Type: ApplicationFiled: October 6, 2003Publication date: July 8, 2004Applicant: Renesas Technology Corp.Inventors: Takeshi Masamitsu, Takeru Matsuoka, Takao Kamoshima
-
Patent number: 6740564Abstract: A method for manufacturing a semiconductor device wherein a contact hole formed in an interlayer insulating film on a semiconductor substrate is filled with a plug for electrically connecting an overlying conductor layer with an underlying conductor layer. The plug fills the contact hole, and comprised a tungsten film the upper end whereof is positioned below the upper surface of the interlayer insulating film, and a tungsten film which is filled on the tungsten film in the contact hole and the upper surface whereof is on substantially the same level as the upper surface of the interlayer insulating film.Type: GrantFiled: July 11, 2002Date of Patent: May 25, 2004Assignee: Renesas Technology Corp.Inventors: Takao Kamoshima, Takeru Matsuoka, Takashi Yamashita
-
Publication number: 20040036098Abstract: The upper surface of a second interlayer insulating film (3) and the upper surface of a first interconnect line (11) made of copper are different in height. Therefore, in the upper surface of a three-layered film provided thereon for constituting an MIM capacitor (13), difference in level is generated at the position corresponding to that of the first interconnect line (11). During patterning of this three-layered film, it is possible to optically detect the position of the difference, whereby the position of the first interconnect line (11) can be detected. As a result, alignment between the MIM capacitor (13) and the first interconnect line (11) can be precisely performed.Type: ApplicationFiled: February 14, 2003Publication date: February 26, 2004Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Noriaki Fujiki, Takao Kamoshima, Hiroki Takewaka
-
Publication number: 20040017279Abstract: The present invention protects a wiring against an etchant when a fuse connected to this wiring is subjected to a laser blow. A fuse has a barrier metal at its lower side. A plug is connected to the lower side of the fuse. The plug has a barrier metal at least at its lower side. Even if the fuse is partly removed through the laser blow at a region other than a portion where the fuse is connected to the plug, two layers of the barrier metals remain between the removed portion and a lower wiring. This enlarges the margin for preventing the adverse influence, such as corrosion and breaking of the lower wiring, brought by an etchant associated in other manufacturing process.Type: ApplicationFiled: January 24, 2003Publication date: January 29, 2004Applicants: MITSUBISHI DENKI KABUSHIKI KAISHA, Ryoden Semiconductor System Engineering Corp.Inventors: Takao Kamoshima, Junko Izumitani, Shigeki Sunada
-
Patent number: 6645863Abstract: The invention provides a method of manufacturing a semiconductor device which can reduce or prevent abrasive material from remaining in an indentation in a surface after a CMP process. After forming a titanium nitride film (5), a tungsten film (6) is formed on an entire surface. The temperature is set at approximately 430° C. for the reaction and, first, 50 sccm of WF6, 10 sccm of SiH4 and 1000 sccm of H2 are used in the atmosphere of 30 Torr of Ar, N2 so as to form a seed layer with a film thickness of approximately 100 nm. After that, in the atmosphere of 80 Torr of Ar, N2, 75 sccm of WF6 and 500 sccm of H2 are used as a reactive gas so as to layer a film with a thickness of approximately 300 nm. The tungsten film (6) has grains (6a) in a pillar form of which the grain diameter is small to the degree that the abrasive material (50) used in the CMP process does not easily become caught in the gaps between the grains.Type: GrantFiled: November 7, 2001Date of Patent: November 11, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hiroki Takewaka, Takao Kamoshima, Junko Izumitani
-
Publication number: 20030100178Abstract: A method for manufacturing a semiconductor device wherein a contact hole formed in an interlayer insulating film on a semiconductor substrate is filled with a plug for electrically connecting an overlying conductor layer with an underlying conductor layer. The plug fills the contact hole, and comprised a tungsten film the upper end whereof is positioned below the upper surface of the interlayer insulating film, and a tungsten film which is filled on the tungsten film in the contact hole and the upper surface whereof is on substantially the same level as the upper surface of the interlayer insulating film.Type: ApplicationFiled: July 11, 2002Publication date: May 29, 2003Inventors: Takao Kamoshima, Takeru Matsuoka, Takashi Yamashita
-
Patent number: 6503836Abstract: A method and apparatus for manufacturing a semiconductor device having an interlayer insulating film of improved flatness after a CMP process are obtained. The method includes the steps of: heat-treating a semiconductor device having an interlayer insulating film containing impurities; conducting a process for making an impurity-concentration distribution at an upper layer portion of the interlayer insulating film substantially uniform after the heat treatment; and polishing the interlayer insulating film by a CMP process after the process for making the impurity-concentration distribution substantially uniform.Type: GrantFiled: February 14, 2001Date of Patent: January 7, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takeru Matsuoka, Takashi Yamashita, Takao Kamoshima