Patents by Inventor Takashi Yui
Takashi Yui has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7964475Abstract: A modified layer 5 and an altered layer 8 are formed outside a dicing point of a dicing area 3. Thus without forming another interface between different physical properties on the dicing point, it is possible to prevent chipping from progressing along a crystal orientation from an interface between a semiconductor element 2 and a semiconductor substrate 1 and from a surface of the semiconductor element during dicing, thereby suppressing the development of chipping to the semiconductor element.Type: GrantFiled: December 6, 2007Date of Patent: June 21, 2011Assignee: Panasonic CorporationInventors: Yukiko Haraguchi, Takahiro Kumakawa, Takashi Yui, Kazumi Watase
-
Publication number: 20100295186Abstract: A pad (15) is provided on a surface connecting a first substrate (11) of a lower layer module with an upper layer module, the pad is partially covered by an insulating film (20) to form an opening section (3) exposing the pad (15), a first connection terminal (2) is formed on the lower surface of the first substrate (11) of the lower layer module, the planar shape of the opening section (3) is different from the planar shape of the first connection terminal (2), the outer shape of the opening section (3) is larger than the first connection terminal (2), and in a transmissive inspection from above, the shape of the lower end of a second connection terminal (30) spreading in the opening section (3) is not concealed by the other terminal. This configuration enables easy and reliable determination of whether bonding sections are satisfactory by a non-destructive inspection.Type: ApplicationFiled: May 20, 2010Publication date: November 25, 2010Applicant: PANASONIC CORPORATIONInventors: Takeshi Kawabata, Takashi YUI
-
Publication number: 20100283129Abstract: An upper surface of a semiconductor substrate includes a first portion where a dielectric film is provided, and a second portion where the dielectric film is not provided, wherein the second portion is located in the periphery of the first portion. The upper surface of the semiconductor substrate is covered with a sealing resin.Type: ApplicationFiled: May 4, 2010Publication date: November 11, 2010Inventors: Michinari TETANI, Takashi Yui, Minoru Fujisaku
-
Publication number: 20100230801Abstract: A semiconductor device includes: a first semiconductor device including an interconnect substrate having a cavity structure and a semiconductor element mounted on a bottom part of the cavity structure; and a second semiconductor device provided on and connected to the first semiconductor device via connection terminals. A sealing material is provided between the first semiconductor device and the second semiconductor device. A sloped portion is formed, at a corner portion at which the bottom part and a side wall of the cavity structure in the first semiconductor device meets, to be sloped toward a center part of the cavity structure and have a tapered shape which becomes continuously wider in the direction from an upper part to a lower part.Type: ApplicationFiled: March 10, 2010Publication date: September 16, 2010Inventor: Takashi YUI
-
Publication number: 20100044880Abstract: A semiconductor device includes a multilayer wiring substrate having a plurality of inner wiring layers and a semiconductor chip mounted on the multilayer wiring substrate. The multilayer wiring substrate has a groove formed in the bottom surface. The groove does not reach the lowermost of the inner wiring layers.Type: ApplicationFiled: April 22, 2009Publication date: February 25, 2010Inventors: Isamu AOKURA, Takashi YUI, Toshitaka AKAHOSHI
-
Publication number: 20090284942Abstract: A semiconductor device fabrication method includes: forming an elongated hole 5 in a wiring board plate along a perimeter line 3 of a plurality of wiring board regions defined over the wiring board plate with a connecting portion left unremoved at a corner of each of the wiring board regions; mounting semiconductor elements on the wiring board regions; and cutting the connecting portion using a punch 8 to isolate the wiring board regions from the wiring board plate into wiring boards. Each of the wiring boards has a cut edge formed by the punch, the cut edge starting from an end of the elongated hole 5 provided on a first side of the perimeter line 3 and extending across part of the connecting portion inside the perimeter line 3, the cut edge being angled inward of the wiring board so as to slope downward from the end of the elongated hole 5.Type: ApplicationFiled: April 23, 2009Publication date: November 19, 2009Inventors: Takashi YUI, Atsushi SAIKI
-
Patent number: 7521288Abstract: A stacked chip semiconductor device including: a substrate having electrode pads; a first semiconductor chip that is flip-chip-packaged on the substrate via a first adhesive layer; a second semiconductor chip that is mounted on an upper part of the first semiconductor chip and that has electrode pads; wires for electrically connecting the electrode pads of the second semiconductor chip and the electrode pads of the substrate; and a molded resin for encapsulating the first semiconductor chip, the second semiconductor chip and the wires, the first adhesive layer forming a fillet at the periphery of the first semiconductor chip. The first semiconductor chip is disposed with its central axis being offset from a central axis of the substrate, the offset being provided so that the first semiconductor chip is shifted toward a side opposite to a side where the fillet has a maximum length from the periphery of the first semiconductor chip.Type: GrantFiled: March 14, 2007Date of Patent: April 21, 2009Assignee: Panasonic CorporationInventors: Yoshiyuki Arai, Takashi Yui, Fumito Itou, Yasutake Yaguchi, Toshitaka Akahoshi
-
Publication number: 20080135975Abstract: A modified layer 5 and an altered layer 8 are formed outside a dicing point of a dicing area 3. Thus without forming another interface between different physical properties on the dicing point, it is possible to prevent chipping from progressing along a crystal orientation from an interface between a semiconductor element 2 and a semiconductor substrate 1 and from a surface of the semiconductor element during dicing, thereby suppressing the development of chipping to the semiconductor element.Type: ApplicationFiled: December 6, 2007Publication date: June 12, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Yukiko Haraguchi, Takahiro Kumakawa, Takashi Yui, Kazumi Watase
-
Patent number: 7298043Abstract: A semiconductor device having a wiring substrate, a semiconductor element mounted on the wiring substrate via a heat sink, a wire electrically connecting the wiring substrate and the semiconductor element, the wiring substrate having through holes each connected to the wire or the heat sink, and external electrodes formed on a back surface of the wiring substrate and connected to the through holes. An insulating layer is formed between the heat sink and the semiconductor element, and the heat sink is divided into at least two sections. Hence, the back surface of the semiconductor element maintains an electrically disconnected state irrespective of the potential of the heat sink, and the heat dissipation design is allowed greater flexibility. Thus, the external electrodes connected to the heat sink via the through holes are connected to the mounting substrate wirings having satisfactory heat dissipation efficiency, allowing the heat of the semiconductor element to escape efficiently.Type: GrantFiled: March 15, 2006Date of Patent: November 20, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Takashi Yui
-
Publication number: 20070187811Abstract: A stacked chip semiconductor device including: a substrate having electrode pads; a first semiconductor chip that is flip-chip-packaged on the substrate via a first adhesive layer; a second semiconductor chip that is mounted on an upper part of the first semiconductor chip and that has electrode pads; wires for electrically connecting the electrode pads of the second semiconductor chip and the electrode pads of the substrate; and a molded resin for encapsulating the first semiconductor chip, the second semiconductor chip and the wires, the first adhesive layer forming a fillet at the periphery of the first semiconductor chip. The first semiconductor chip is disposed with its central axis being offset from a central axis of the substrate, the offset being provided so that the first semiconductor chip is shifted toward a side opposite to a side where the fillet has a maximum length from the periphery of the first semiconductor chip.Type: ApplicationFiled: March 14, 2007Publication date: August 16, 2007Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Yoshiyuki Arai, Takashi Yui, Fumito Itou, Yasutake Yaguchi, Toshitaka Akahoshi
-
Patent number: 7239021Abstract: A stacked chip semiconductor device including: a substrate having electrode pads; a first semiconductor chip that is flip-chip-packaged on the substrate via a first adhesive layer; a second semiconductor chip that is mounted on an upper part of the first semiconductor chip and that has electrode pads; wires for electrically connecting the electrode pads of the second semiconductor chip and the electrode pads of the substrate; and a molded resin for encapsulating the first semiconductor chip, the second semiconductor chip and the wires, the first adhesive layer forming a fillet at the periphery of the first semiconductor chip. The first semiconductor chip is disposed with its central axis being offset from a central axis of the substrate, the offset being provided so that the first semiconductor chip is shifted toward a side opposite to a side where the fillet has a maximum length from the periphery of the first semiconductor chip.Type: GrantFiled: June 30, 2004Date of Patent: July 3, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshiyuki Arai, Takashi Yui, Fumito Itou, Yasutake Yaguchi, Toshitaka Akahoshi
-
Patent number: 7138706Abstract: A semiconductor device with excellent heat dissipation characteristics that can achieve a high reliability when mounted in electronic equipment such as a cellular phone or the like and a method for manufacturing the same are provided. The semiconductor device includes a substrate, a plurality of semiconductor chips mounted on the substrate by stacking one on top of another, and an encapsulation resin layer made of encapsulation resin. Among the plurality of semiconductor chips, a first semiconductor chip as an uppermost semiconductor chip is mounted with a surface thereof on which a circuit is formed facing toward the substrate, and the encapsulation resin layer is formed so that at least a surface of the first semiconductor chip opposite to the surface on which the circuit is formed and a part of side surfaces of the first semiconductor chip are exposed to the outside of the encapsulation resin layer.Type: GrantFiled: June 24, 2003Date of Patent: November 21, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshiyuki Arai, Takashi Yui, Yoshiaki Takeoka, Fumito Itou, Kouichi Yamauchi, Yasutake Yaguchi
-
Publication number: 20060209517Abstract: A semiconductor device having a wiring substrate, a semiconductor element mounted on the wiring substrate via a heat sink, a wire electrically connecting the wiring substrate and the semiconductor element, the wiring substrate having through holes each connected to the wire or the heat sink, and external electrodes formed on a back surface of the wiring substrate and connected to the through holes. An insulating layer is formed between the heat sink and the semiconductor element, and the heat sink is divided into at least two sections. Hence, the back surface of the semiconductor element maintains an electrically disconnected state irrespective of the potential of the heat sink, and the heat dissipation design is allowed greater flexibility. Thus, the external electrodes connected to the heat sink via the through holes are connected to the mounting substrate wirings having satisfactory heat dissipation efficiency, allowing the heat of the semiconductor element to escape efficiently.Type: ApplicationFiled: March 15, 2006Publication date: September 21, 2006Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Takashi Yui
-
Publication number: 20060208349Abstract: A semiconductor device and a manufacturing method for the same are provided wherein the reliability of connections of fine metal wires connecting a second semiconductor chip to a wiring board can be improved in the case wherein the second semiconductor chip, which is located above the lower, first semiconductor chip, is significantly larger than the first semiconductor chip in a configuration wherein two semiconductor chips are stacked and mounted on a wiring board. In this semiconductor device the rear surface of the first semiconductor chip and the rear surface of the second semiconductor chip are adhered to each other by means of adhesive and the side of the adhesive is inclined from the edge portions of the first semiconductor chip toward the portions of the second semiconductor chip extending from the side of the first semiconductor chip.Type: ApplicationFiled: March 30, 2006Publication date: September 21, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Toshiyuki Fukuda, Hiroaki Fujimoto, Mutsuo Tsuji, Takashi Yui, Yoshiaki Takeoka
-
Patent number: 7087455Abstract: A semiconductor device and a manufacturing method for the same are provided wherein the reliability of connections of fine metal wires connecting a second semiconductor chip to a wiring board can be improved in the case wherein the second semiconductor chip, which is located above the lower, first semiconductor chip, is significantly larger than the first semiconductor chip in a configuration wherein two semiconductor chips are stacked and mounted on a wiring board. In this semiconductor device the rear surface of the first semiconductor chip and the rear surface of the second semiconductor chip are adhered to each other by means of adhesive and the side of the adhesive is inclined from the edge portions of the first semiconductor chip toward the portions of the second semiconductor chip extending from the side of the first semiconductor chip.Type: GrantFiled: August 8, 2003Date of Patent: August 8, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toshiyuki Fukuda, Hiroaki Fujimoto, Mutsuo Tsuji, Takashi Yui, Yoshiaki Takeoka
-
Patent number: 7082923Abstract: An controller detects a change in a load generation state of an accessory device that generates a load on the internal combustion engine during operation, and the controller in turn controls a variable valve mechanism to change at least one of an operation angle and a valve lift of an intake valve of the internal combustion engine, as well as changing an amount of an intake air drawn into the internal combustion engine, in response to the detected change in the load generation state of the accessory device.Type: GrantFiled: February 4, 2005Date of Patent: August 1, 2006Assignees: Toyota Jidosha Kabushiki Kaisha, Denso CorporationInventors: Takashi Yui, Noboru Takagi, Kiyoo Hirose, Keizo Hiraku, Hirohiko Yamada
-
Patent number: 7078818Abstract: A semiconductor device includes: a wiring board; a first semiconductor chip, which has a circuitry side and a non-circuitry side that face each other vertically and which is electrically connected to the wiring board via a raised electrode, the circuitry side of the first chip facing the principal surface of the wiring board; and a second semiconductor chip, which has a circuitry side and a non-circuitry side that face each other vertically and which includes an external electrode on the circuitry side thereof. The non-circuitry sides of the first and second semiconductor chips are secured to each other. The external electrode of the second semiconductor chip is connected to the wiring board via a metal fine wire. The external and raised electrodes are so disposed as not to overlap each other as viewed vertically downward from over the principal surface of the wiring board.Type: GrantFiled: January 30, 2004Date of Patent: July 18, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroaki Fujimoto, Yoshinobu Kunitomo, Takashi Yui
-
Publication number: 20060091563Abstract: A semiconductor device has a substrate having electrode pads, a first semiconductor chip mounted on the substrate with a first adhesion layer interposed therebetween, a second semiconductor chip mounted on the first semiconductor chip with a second adhesion layer interposed therebetween and having electrode pads on the upper surface thereof, wires for bonding the electrode pads of the substrate and the electrode pads of the second semiconductor chip to each other, and a mold resin sealing therein the first and second semiconductor chips and the wires. The peripheral edge portion of the first adhesion layer is protruding outwardly from the first semiconductor chip and the peripheral edge portion of the second semiconductor chip is protruding outwardly beyond the peripheral edge portion of the first semiconductor chip.Type: ApplicationFiled: November 21, 2005Publication date: May 4, 2006Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshiyuki Arai, Takashi Yui, Yoshiaki Takeoka, Fumito Itou, Yasutake Yaguchi
-
Publication number: 20060079023Abstract: A semiconductor device and a manufacturing method for the same are provided wherein the reliability of connections of fine metal wires connecting a second semiconductor chip to a wiring board can be improved in the case wherein the second semiconductor chip, which is located above the lower, first semiconductor chip, is significantly larger than the first semiconductor chip in a configuration wherein two semiconductor chips are stacked and mounted on a wiring board. In this semiconductor device the rear surface of the first semiconductor chip and the rear surface of the second semiconductor chip are adhered to each other by means of adhesive and the side of the adhesive is inclined from the edge portions of the first semiconductor chip toward the portions of the second semiconductor chip extending from the side of the first semiconductor chip.Type: ApplicationFiled: November 18, 2005Publication date: April 13, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Toshiyuki Fukuda, Hiroaki Fujimoto, Mutsuo Tsuji, Takashi Yui, Yoshiaki Takeoka
-
Patent number: 6992396Abstract: A semiconductor device has a substrate having electrode pads, a first semiconductor chip mounted on the substrate with a first adhesion layer interposed therebetween, a second semiconductor chip mounted on the first semiconductor chip with a second adhesion layer interposed therebetween and having electrode pads on the upper surface thereof, wires for bonding the electrode pads of the substrate and the electrode pads of the second semiconductor chip to each other, and a mold resin sealing therein the first and second semiconductor chips and the wires. The peripheral edge portion of the first adhesion layer is protruding outwardly from the first semiconductor chip and the peripheral edge portion of the second semiconductor chip is protruding outwardly beyond the peripheral edge portion of the first semiconductor chip.Type: GrantFiled: August 28, 2003Date of Patent: January 31, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshiyuki Arai, Takashi Yui, Yoshiaki Takeoka, Fumito Itou, Yasutake Yaguchi